Open source Logic Analyzer based on LiteX SoC
☆27Apr 12, 2025Updated 10 months ago
Alternatives and similar repositories for SucreLA
Users that are interested in SucreLA are comparing it to the libraries listed below
Sorting:
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆28Dec 20, 2022Updated 3 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- sigrok_slogic☆18Apr 15, 2025Updated 10 months ago
- SDK sch&layout reference design and datasheet documention☆70Feb 1, 2024Updated 2 years ago
- Development board for Lattice Crosslink-NX 72QFN☆31Oct 22, 2020Updated 5 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Apr 9, 2023Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- LiteX development baseboards arround the SQRL Acorn.☆73Mar 17, 2025Updated 11 months ago
- Kuchen Computer☆23Jun 26, 2024Updated last year
- 2-layer and 4-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆20Jan 6, 2026Updated last month
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Jul 10, 2024Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- Generate Zynq configurations without using the vendor GUI☆30Jul 5, 2023Updated 2 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Nov 29, 2024Updated last year
- Firmware and Gateware for the DiVA platform.☆14Sep 8, 2025Updated 5 months ago
- Utilities/notes for the 46 Okunen Monogatari: The Sinkaron fan translation.☆17Apr 5, 2017Updated 8 years ago
- assorted library of utility cores for amaranth HDL☆102Sep 17, 2024Updated last year
- Gateware to communicate with the high speed parallel interface (HSPI) of the CH569 with a FPGA☆33Aug 29, 2022Updated 3 years ago
- Demo projects for various Kintex FPGA boards☆65Updated this week
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆60Feb 23, 2026Updated last week
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Feb 17, 2023Updated 3 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- Documenting Lattice's 28nm FPGA parts☆148Updated this week
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated last year
- STM32F042-based USB to SPI device for programming iCE40 FPGAs☆18Nov 30, 2022Updated 3 years ago
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆20Jul 22, 2024Updated last year
- HardCaml example designs☆18Jun 13, 2018Updated 7 years ago
- ☆118Jan 22, 2023Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Nov 26, 2024Updated last year
- Examples for iCE5LP4K FPGA: BRAM, SPI, flash, DSP, and other basic examples☆21Feb 24, 2024Updated 2 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Jul 10, 2020Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆198Updated this week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Feb 24, 2026Updated last week
- Parks-McClellan Remez FIR design algorithm☆25Feb 4, 2026Updated 3 weeks ago
- ☆21Mar 9, 2021Updated 4 years ago