Open source Logic Analyzer based on LiteX SoC
☆27Apr 12, 2025Updated last year
Alternatives and similar repositories for SucreLA
Users that are interested in SucreLA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Bit streams forthe Ulx3s ECP5 device☆18Apr 9, 2023Updated 3 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆33Oct 15, 2024Updated last year
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆30Dec 20, 2022Updated 3 years ago
- Kuchen Computer☆23Jun 26, 2024Updated last year
- sigrok_slogic☆19Apr 15, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Development board for Lattice Crosslink-NX 72QFN☆31Oct 22, 2020Updated 5 years ago
- LiteX development baseboards arround the SQRL Acorn.☆74Apr 22, 2026Updated last week
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- SDK sch&layout reference design and datasheet documention☆70Feb 1, 2024Updated 2 years ago
- WCH CH56x BSP for HydraUSB3 v1 hardware☆19Mar 4, 2024Updated 2 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- a PCB that turns the Colorlight 5A-75B into an easy to use development FPGA platform for cheap☆22Apr 19, 2023Updated 3 years ago
- 2-layer and 4-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆26Mar 30, 2026Updated last month
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- HydraUSB3 V1 is an open source developer kit for the WCH CH569 MCU to experiment with streaming / high-speed protocols(USB2 HS, USB3 SS, …☆36Jan 22, 2024Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆104Sep 17, 2024Updated last year
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Jul 10, 2024Updated last year
- Generate Zynq configurations without using the vendor GUI☆30Jul 5, 2023Updated 2 years ago
- sump3 logic analyzer☆42Feb 2, 2026Updated 3 months ago
- Gateware to communicate with the high speed parallel interface (HSPI) of the CH569 with a FPGA☆34Aug 29, 2022Updated 3 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆104Feb 17, 2023Updated 3 years ago
- Fault Injection Automatic Test Equipment☆15Nov 22, 2021Updated 4 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Nov 29, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆116Jan 22, 2023Updated 3 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- Documenting Lattice's 28nm FPGA parts☆150Feb 26, 2026Updated 2 months ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆71Apr 27, 2026Updated last week
- LinuxCNC FPGA board port to LiteX☆33Jan 24, 2025Updated last year
- High Speed Data Acquisition over HDMI - FPGA implementation☆57Mar 8, 2026Updated last month
- Tiny programs from various sources, for testing softcores☆140Aug 14, 2025Updated 8 months ago
- Quick'n'dirty FuseSoC+cocotb example☆19Nov 26, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆21Jul 22, 2024Updated last year
- ECP5 FPGA in an "S7 Mini" form factor☆89Aug 13, 2021Updated 4 years ago
- Home of everything RPGA! From schematics and board files to buildable examples!☆18Aug 10, 2024Updated last year
- OpenOCD source code for CH32V series MCUs released by Mounriver IDE☆55Mar 29, 2022Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago