fallen / SucreLALinks
Open source Logic Analyzer based on LiteX SoC
☆26Updated 2 months ago
Alternatives and similar repositories for SucreLA
Users that are interested in SucreLA are comparing it to the libraries listed below
Sorting:
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 11 months ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Löwe FPGA Board☆12Updated last year
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated 2 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- Firmware to implement USB communications on the CH32V307 microcontroller☆11Updated 2 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆18Updated last year
- Simplified environment for litex☆14Updated 4 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 5 months ago
- ☆16Updated 3 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆39Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- ☆23Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- CRUVI Standard Specifications☆19Updated last year
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆26Updated 2 years ago
- Yet Another Debug Transport☆22Updated 3 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 6 months ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- WCH CH56x BSP for HydraUSB3 v1 hardware☆17Updated last year
- An FPGA reverse engineering and documentation project☆47Updated last week
- ☆24Updated 4 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆43Updated 3 weeks ago
- Use ECP5 JTAG port to interact with user design☆29Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago