☆19Apr 10, 2014Updated 11 years ago
Alternatives and similar repositories for verilator
Users that are interested in verilator are comparing it to the libraries listed below
Sorting:
- SystemVerilog stuff and stuff.☆12Jun 2, 2016Updated 9 years ago
- SystemVerilog examples and projects☆20Jun 10, 2025Updated 8 months ago
- ☆22Feb 22, 2020Updated 6 years ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- DDR4 Simulation Project in System Verilog☆44Aug 18, 2014Updated 11 years ago
- Minimal Forth interpreter for ARMv7 machines☆10Jul 26, 2017Updated 8 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- ☆40Jan 23, 2024Updated 2 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago
- VLSI VS1053b DSP Audio Processor Example Projects and Resources☆11Jan 17, 2018Updated 8 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Help to comply with the Google C++ Style Guide on Emacs with flymake☆11Nov 21, 2025Updated 3 months ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- ☆11Apr 22, 2024Updated last year
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 6 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- A simple tool to convert mind map document between mindjet and xmind.☆14Apr 26, 2021Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- coursier CLI launchers☆14Jan 7, 2026Updated 2 months ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆11Feb 22, 2018Updated 8 years ago
- A port of Markdown to Javascript (Showdown)☆29Aug 6, 2009Updated 16 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Jul 28, 2017Updated 8 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 7 months ago
- OpenHCL Linux Kernel☆18Updated this week
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Flute 3.1 with CMake support☆13Jul 25, 2019Updated 6 years ago
- Example of a full DC synthesis script for a simple design☆13Feb 25, 2019Updated 7 years ago
- A Python package for creating and solving constrained randomization problems.☆17Oct 14, 2024Updated last year
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Feb 27, 2026Updated last week
- ☆16May 10, 2019Updated 6 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- An open source remake of Ultima 1: First Age of Darkness☆15Sep 20, 2020Updated 5 years ago
- amba3 apb/axi vip☆53Feb 24, 2015Updated 11 years ago