aesc-silicon / elements-sdkLinks
Elements Software Development Kit
☆13Updated last month
Alternatives and similar repositories for elements-sdk
Users that are interested in elements-sdk are comparing it to the libraries listed below
Sorting:
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆55Updated last month
- Virtual development board for HDL design☆42Updated 2 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆56Updated this week
- SpiceBind – spice inside HDL simulator☆56Updated 7 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 6 months ago
- Audio filtering with pyfda and cocotb☆12Updated 5 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆23Updated 2 years ago
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆33Updated 6 years ago
- ☆33Updated 3 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- VHDL Library for implementing common DSP functionality.☆31Updated 7 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Updated 7 years ago
- A flexible and scalable development platform for modern FPGA projects.☆39Updated last week
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆13Updated this week
- MMC (and derivative standards) host controller☆25Updated 5 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆32Updated last week
- CMake based hardware build system☆35Updated last week
- SystemVerilog Linter based on pyslang☆31Updated 9 months ago
- Fabric generator and CAD tools graphical frontend☆17Updated 6 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆115Updated last week
- Bitstream relocation and manipulation tool.☆51Updated 3 years ago
- ☆16Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆82Updated last week