Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference for understanding and implementing robust clock domain crossing solutions in digital systems.
☆75Apr 14, 2024Updated 2 years ago
Alternatives and similar repositories for Clock-Domain-Crossing-Synchronizers
Users that are interested in Clock-Domain-Crossing-Synchronizers are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated 2 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 3 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated last month
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 3 years ago
- AMBA bus lecture material☆11Jan 21, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆15Nov 19, 2023Updated 2 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Examples for using pyuvm☆23Jun 5, 2024Updated 2 years ago
- Digital Signal Processing and Well-Known Modulations on HDL☆40May 22, 2025Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Mar 8, 2021Updated 5 years ago
- ☆11Nov 17, 2025Updated 11 months ago
- Hardware Acceleration☆17Oct 20, 2026Updated last week
- SystemVerilog Linter based on pyslang☆34May 5, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Synchronous FIFO design & verification using systemVerilog Assertions☆21Aug 3, 2021Updated 5 years ago
- Code generation tool for control and status registers☆474Sep 11, 2026Updated last month
- A curated list of awesome resources for HDL design and verification☆180Oct 23, 2026Updated last week
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆88Sep 30, 2026Updated last month
- This repo contains the scripts that are used to model and optimize an optical receiver.☆12Jun 4, 2024Updated 2 years ago
- A place to keep my synthesizable verilog examples.☆59May 19, 2026Updated 5 months ago
- Simulated annealing lifting for high girth QC-LDPC include ACE/EMD optimization. Make QC-LDPC from protograph (base matrix)☆29May 31, 2024Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆50May 20, 2021Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A Python package to use FPGA development tools programmatically.☆151Sep 21, 2026Updated last month
- Wavedrom Major Mode for Emacs☆13Sep 15, 2026Updated last month
- ☆14Feb 1, 2025Updated last year
- High-throughput LDPC decoder on GPU device (see published IEEE article)☆12Jan 25, 2019Updated 7 years ago
- ☆182Sep 11, 2022Updated 4 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated 2 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- ☆21Jan 21, 2025Updated last year
- SystemVerilog language-oriented exercises☆197Jul 8, 2026Updated 3 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- sample VCD files☆43Oct 13, 2026Updated 2 weeks ago
- Sticky sticky PCI☆10Oct 25, 2018Updated 8 years ago
- BaseJump Open-Source Hardware Accelerator Packages and Sockets☆12Jul 7, 2025Updated last year
- AMBA AXI VIP☆481Oct 1, 2026Updated 3 weeks ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago