MahmouodMagdi / Clock-Domain-Crossing-SynchronizersLinks
Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference for understanding and implementing robust clock domain crossing solutions in digital systems.
☆62Updated last year
Alternatives and similar repositories for Clock-Domain-Crossing-Synchronizers
Users that are interested in Clock-Domain-Crossing-Synchronizers are comparing it to the libraries listed below
Sorting:
- ☆163Updated 2 years ago
- Static Timing Analysis Full Course☆59Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆75Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆69Updated 4 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆59Updated 2 years ago
- ☆12Updated 4 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆21Updated this week
- Python Tool for UVM Testbench Generation☆53Updated last year
- Structured UVM Course☆47Updated last year
- ☆47Updated 4 years ago
- Introductory course into static timing analysis (STA).☆96Updated last month
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆115Updated last year
- ☆23Updated last year
- This is the repository for the IEEE version of the book☆70Updated 4 years ago
- ☆15Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆48Updated 4 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆65Updated 3 weeks ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆89Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆74Updated 4 years ago
- Control and status register code generator toolchain☆143Updated 2 weeks ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆174Updated 9 months ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆35Updated last month
- Curriculum for a university course to teach chip design using open source EDA tools☆107Updated last year
- This is a detailed SystemVerilog course☆114Updated 5 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆12Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆46Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago