MahmouodMagdi / Clock-Domain-Crossing-SynchronizersLinks
Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference for understanding and implementing robust clock domain crossing solutions in digital systems.
☆64Updated last year
Alternatives and similar repositories for Clock-Domain-Crossing-Synchronizers
Users that are interested in Clock-Domain-Crossing-Synchronizers are comparing it to the libraries listed below
Sorting:
- ☆170Updated 3 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆75Updated 4 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆38Updated 3 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆98Updated last year
- Structured UVM Course☆54Updated last year
- Static Timing Analysis Full Course☆63Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- ☆52Updated 4 years ago
- General Purpose AXI Direct Memory Access☆61Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆56Updated 5 years ago
- Introductory course into static timing analysis (STA).☆99Updated 5 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆15Updated last year
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆39Updated 5 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Updated 2 years ago
- Python Tool for UVM Testbench Generation☆55Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆37Updated 3 years ago
- Verilog RTL Design☆46Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆53Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆71Updated last year
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆24Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆71Updated last week
- ☆38Updated 6 months ago
- Asynchronous fifo in verilog☆37Updated 9 years ago
- ☆22Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆103Updated 2 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆70Updated 2 months ago