MahmouodMagdi / Clock-Domain-Crossing-SynchronizersLinks
Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference for understanding and implementing robust clock domain crossing solutions in digital systems.
☆63Updated last year
Alternatives and similar repositories for Clock-Domain-Crossing-Synchronizers
Users that are interested in Clock-Domain-Crossing-Synchronizers are comparing it to the libraries listed below
Sorting:
- ☆13Updated 6 months ago
- ☆166Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆47Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆89Updated last year
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆30Updated last month
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆37Updated 3 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Structured UVM Course☆51Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆43Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆36Updated last year
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆120Updated 3 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Static Timing Analysis Full Course☆61Updated 2 years ago
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- ☆26Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆100Updated 2 years ago
- ☆49Updated 4 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- Verilog RTL Design☆45Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- ☆37Updated 4 months ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆111Updated 2 years ago