MahmouodMagdi / Clock-Domain-Crossing-SynchronizersView external linksLinks
Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference for understanding and implementing robust clock domain crossing solutions in digital systems.
☆67Apr 14, 2024Updated last year
Alternatives and similar repositories for Clock-Domain-Crossing-Synchronizers
Users that are interested in Clock-Domain-Crossing-Synchronizers are comparing it to the libraries listed below
Sorting:
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆25Mar 5, 2025Updated 11 months ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- Examples for using pyuvm☆21Jun 5, 2024Updated last year
- Digital Signal Processing and Well-Known Modulations on HDL☆41May 22, 2025Updated 8 months ago
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆28Dec 22, 2025Updated last month
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- ☆11Nov 17, 2025Updated 2 months ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- ☆14Mar 26, 2025Updated 10 months ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆61Aug 21, 2023Updated 2 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆14Nov 19, 2023Updated 2 years ago
- ☆13Feb 1, 2025Updated last year
- ☆14Nov 30, 2023Updated 2 years ago
- SystemVerilog Linter based on pyslang☆31May 5, 2025Updated 9 months ago
- APB master and slave developed in RTL.☆21Oct 25, 2025Updated 3 months ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆19Sep 19, 2023Updated 2 years ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Mar 8, 2021Updated 4 years ago
- ☆17Apr 25, 2024Updated last year
- My notes for DDR3 SDRAM controller☆43Feb 23, 2023Updated 2 years ago
- Interchange formats for chip design.☆36Feb 3, 2026Updated last week
- ☆17Feb 16, 2023Updated 2 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- AMBA AXI VIP☆447Jun 28, 2024Updated last year
- RTL Design and Verification☆18Jan 4, 2021Updated 5 years ago
- Starlight: A Kernel Optimizer for GPU Processing☆16Jan 10, 2024Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 4 years ago
- ☆176Sep 11, 2022Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated last year
- Synchronous FIFO design & verification using systemVerilog Assertions☆17Aug 3, 2021Updated 4 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Feb 22, 2024Updated last year
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 4 years ago
- ☆20Jun 11, 2025Updated 8 months ago
- Web-based HDL diagramming tool☆82May 1, 2023Updated 2 years ago