MahmouodMagdi / Clock-Domain-Crossing-SynchronizersLinks
Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference for understanding and implementing robust clock domain crossing solutions in digital systems.
☆59Updated last year
Alternatives and similar repositories for Clock-Domain-Crossing-Synchronizers
Users that are interested in Clock-Domain-Crossing-Synchronizers are comparing it to the libraries listed below
Sorting:
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆18Updated last week
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆62Updated last year
- Static Timing Analysis Full Course☆56Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆61Updated 4 years ago
- ☆15Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Python Tool for UVM Testbench Generation☆52Updated last year
- Structured UVM Course☆41Updated last year
- ☆19Updated last year
- ☆43Updated 3 years ago
- ☆12Updated 2 months ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆9Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆57Updated 2 years ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- Introductory course into static timing analysis (STA).☆94Updated last month
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Architectural design of data router in verilog☆30Updated 5 years ago
- ☆159Updated 2 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 2 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- System Verilog using Functional Verification☆12Updated last year
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆60Updated 2 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 9 months ago