tomverbeure / kv260_bringupLinks
Temporary repo to gather information about the Kria KV260 board
☆69Updated 3 years ago
Alternatives and similar repositories for kv260_bringup
Users that are interested in kv260_bringup are comparing it to the libraries listed below
Sorting:
- Vivado build system☆69Updated 6 months ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- PYNQ support and examples for Kria SOMs☆109Updated 10 months ago
- Control and Status Register map generator for HDL projects☆116Updated last month
- FPGA and Digital ASIC Build System☆74Updated last week
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆46Updated 5 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆171Updated last week
- ☆94Updated last year
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆63Updated 2 years ago
- Verilog digital signal processing components☆143Updated 2 years ago
- 10G Low Latency Ethernet☆55Updated last year
- A simple DDR3 memory controller☆55Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Control and status register code generator toolchain☆138Updated last month
- Vitis Model Composer Examples and Tutorials☆102Updated last week
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆44Updated 5 months ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆71Updated this week
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆52Updated last year
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- PYNQ Composabe Overlays☆73Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆28Updated 3 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆94Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago