MIRALab-USTC / AI4LogicSynthesis-PruneXLinks
☆10Updated 2 years ago
Alternatives and similar repositories for AI4LogicSynthesis-PruneX
Users that are interested in AI4LogicSynthesis-PruneX are comparing it to the libraries listed below
Sorting:
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆25Updated 3 years ago
- ☆16Updated last year
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆21Updated 5 months ago
- Problems and Results of IWLS 2023 Programming Contest☆16Updated 7 months ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- ☆13Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated last year
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆72Updated 2 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆70Updated 4 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 5 years ago
- ☆16Updated 2 years ago
- ☆46Updated 2 years ago
- Agentic Benchmark for LLM-Crafted Heuristics in Combinatorial Optimization☆55Updated this week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆54Updated 10 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆33Updated last year
- GNN-RE datasets for circuit recognition☆54Updated 2 years ago
- ☆21Updated 3 years ago
- propositional satisfiability problem (SAT) goes neural and deep☆13Updated 4 years ago
- LLM4HWDesign Starting Toolkit☆18Updated last year
- ☆31Updated 2 years ago
- The release for ICML 2023 paper☆47Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆35Updated 6 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆13Updated 2 years ago
- This is the implementation of the Parallel Simulated Annealing with Constraints (PARSAC) algorithm☆18Updated 5 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆27Updated 7 months ago
- ☆27Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 7 months ago