MIRALab-USTC / AI4LogicSynthesis-PruneXLinks
☆10Updated 2 years ago
Alternatives and similar repositories for AI4LogicSynthesis-PruneX
Users that are interested in AI4LogicSynthesis-PruneX are comparing it to the libraries listed below
Sorting:
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆25Updated 3 years ago
- ☆14Updated 2 years ago
- ☆17Updated last year
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆71Updated 2 years ago
- ☆46Updated 2 years ago
- ☆31Updated 2 years ago
- Problems and Results of IWLS 2023 Programming Contest☆16Updated 6 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆21Updated 5 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated last year
- The release for ICML 2023 paper☆48Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆68Updated 3 months ago
- LLM4HWDesign Starting Toolkit☆18Updated last year
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- ☆15Updated 2 years ago
- ☆18Updated 4 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 5 years ago
- GNN-RE datasets for circuit recognition☆55Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆21Updated 2 years ago
- propositional satisfiability problem (SAT) goes neural and deep☆13Updated 4 years ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆34Updated 5 months ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- Agentic Benchmark for LLM-Crafted Heuristics in Combinatorial Optimization☆52Updated 2 months ago
- [ICML 2019] Circuit-GNN: Graph Neural Networks for Distributed Circuit Design http://circuit-gnn.csail.mit.edu/☆112Updated 2 years ago
- This is the implementation of the Parallel Simulated Annealing with Constraints (PARSAC) algorithm☆18Updated 4 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- ☆91Updated 4 months ago
- Graph Neural Networks for Predicting Circuit Reliability Degradation. TCAD 2022☆24Updated 2 years ago