MIRALab-USTC / AI4LogicSynthesis-PruneXLinks
☆10Updated last year
Alternatives and similar repositories for AI4LogicSynthesis-PruneX
Users that are interested in AI4LogicSynthesis-PruneX are comparing it to the libraries listed below
Sorting:
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆23Updated 3 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆16Updated last month
- LLM4HWDesign Starting Toolkit☆17Updated 9 months ago
- ☆17Updated last year
- Awesome machine learning for logic synthesis☆29Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆22Updated 2 years ago
- ☆43Updated 2 years ago
- ☆12Updated 2 years ago
- ☆15Updated 2 years ago
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆59Updated last year
- Problems and Results of IWLS 2023 Programming Contest☆17Updated 3 months ago
- propositional satisfiability problem (SAT) goes neural and deep☆13Updated 3 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 9 months ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA☆28Updated last month
- ☆21Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆20Updated 3 months ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆16Updated last year
- GNN-RE datasets for circuit recognition☆49Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated 10 months ago
- The release for ICML 2023 paper☆48Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆58Updated last week
- Python version of tools to work with AIG formatted files☆12Updated last month
- Agentic Benchmark for LLM-Crafted Heuristics in Combinatorial Optimization☆27Updated 3 weeks ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- ☆25Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 6 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- ASIC Design kit for Skywater 130 for use with mflowgen☆12Updated 2 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆13Updated 2 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago