☆10Aug 22, 2023Updated 2 years ago
Alternatives and similar repositories for AI4LogicSynthesis-PruneX
Users that are interested in AI4LogicSynthesis-PruneX are comparing it to the libraries listed below
Sorting:
- OpenTitan FI formal verification framework☆16Aug 29, 2023Updated 2 years ago
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated 7 months ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Mar 12, 2023Updated 2 years ago
- ☆16Dec 30, 2023Updated 2 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- An Extensible Framework for Hardware Verification and Debugging☆18Sep 14, 2022Updated 3 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- State-of-the-art in reversible logic synthesis☆24Jul 16, 2016Updated 9 years ago
- Official pyTorch implementation of Transformer-based PAUP model for sequential recommentation, SIGIR 2022☆10Sep 8, 2022Updated 3 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26May 29, 2022Updated 3 years ago
- [ICML 2019] Circuit-GNN: Graph Neural Networks for Distributed Circuit Design http://circuit-gnn.csail.mit.edu/☆116Jul 7, 2023Updated 2 years ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago
- A design automation framework to engineer decision diagrams yourself☆25Updated this week
- System Verilog code describing a fully combinational binarized neural network.☆34Jul 6, 2018Updated 7 years ago
- The GraphBench package.☆27Updated this week
- This is a Login application for Android using Parse server.☆10Nov 26, 2018Updated 7 years ago
- ☆10Feb 9, 2024Updated 2 years ago
- A web IDE for ACL2 using a Kubernetes based backend. Evolution of https://github.com/calebegg/proof-pad-classic☆11Jul 15, 2024Updated last year
- Optimized Circuit Generation for Secure Multiparty Computation☆12Nov 25, 2019Updated 6 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- Scripts for Digital Design flow control.☆16Oct 30, 2025Updated 4 months ago
- Analyze experimental data with Programming by Navigation☆17Feb 24, 2026Updated last week
- [NeurIPS'25 Spotlight] This is the official codebase for the paper: STAR: A Benchmark for Astronomical Star Fields Super-Resolution☆15Oct 9, 2025Updated 4 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- Source code and datasets for Circuit Design Completion using GNNs paper☆10Jan 26, 2023Updated 3 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- 不定期更新爬取各国网站的爬虫源码☆10Aug 15, 2018Updated 7 years ago
- An on-chain Turing machine library and interpreter for the NEO VM, i.e. the first universal dApp.☆13Aug 31, 2018Updated 7 years ago
- ☆21Aug 8, 2025Updated 6 months ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Water wave models in one dimension☆10Feb 24, 2026Updated last week
- ☆14Mar 3, 2022Updated 4 years ago
- Automatic ReLU Reduction☆15Dec 20, 2023Updated 2 years ago
- ☆12Nov 29, 2021Updated 4 years ago
- A python framework for Optimal Planning Modulo Theories☆12Jan 26, 2024Updated 2 years ago
- An automated toolkit to analyze and detect changes in secure hardware and cryptographic libraries. SCRUTINY provides high-level framework…☆16Feb 12, 2026Updated 3 weeks ago
- Code for the paper 'Monte Carlo Tree Search for Asymmetric Trees'☆12May 24, 2018Updated 7 years ago
- Boolean expression parser☆10Dec 19, 2022Updated 3 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year