ivanvig / 2dconv-FPGALinks
A 2D convolution hardware implementation written in Verilog
☆48Updated 4 years ago
Alternatives and similar repositories for 2dconv-FPGA
Users that are interested in 2dconv-FPGA are comparing it to the libraries listed below
Sorting:
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- Implementing Different Adder Structures in Verilog☆71Updated 5 years ago
- Verilog RTL Design☆42Updated 3 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- A 32 point radix-2 FFT module written in Verilog☆24Updated 5 years ago
- round robin arbiter☆74Updated 11 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 7 months ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆15Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 2 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆105Updated 3 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated 11 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆61Updated last year
- ☆57Updated last year
- Asynchronous fifo in verilog☆35Updated 9 years ago
- A simple DDR3 memory controller☆58Updated 2 years ago
- Verilog digital signal processing components☆146Updated 2 years ago
- ☆12Updated 4 months ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆55Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆88Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆44Updated last year
- UART -> AXI Bridge☆61Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆35Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year