A 2D convolution hardware implementation written in Verilog
☆53Dec 21, 2020Updated 5 years ago
Alternatives and similar repositories for 2dconv-FPGA
Users that are interested in 2dconv-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of a 2D Convolutional Filter using VHDL for FPGAs.☆15Aug 21, 2022Updated 3 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 5 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆22May 27, 2024Updated 2 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆41Apr 13, 2021Updated 5 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- FMCW Radar verilog project☆35Jun 15, 2020Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- ☆15May 31, 2026Updated last week
- A verilog implementation of MIPS ISA.☆18Jul 7, 2019Updated 6 years ago
- ☆36May 29, 2026Updated 2 weeks ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- Processor-FPGA transfer rate measurements in CycloneV-SoC☆15Nov 23, 2018Updated 7 years ago
- Verilog Gate level Implementation of floating point arithmetic as per IEEE 754☆11May 18, 2021Updated 5 years ago
- Create speaker voiceprints from a few seconds of audio. And, identify individuals in real-time streaming or recorded conversations.☆15Feb 4, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Tetris game written from scratch in NASM x64 assembly for 64 bit Linux☆28Sep 26, 2020Updated 5 years ago
- ☆17Sep 5, 2025Updated 9 months ago
- Base pretrained models and datasets in pytorch (MNIST, SVHN, CIFAR10, CIFAR100, STL10, AlexNet, VGG16, VGG19, ResNet, Inception, SqueezeN…☆13Jan 7, 2018Updated 8 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 7 years ago
- ☆15Apr 14, 2023Updated 3 years ago
- Riegel Computer☆17Jun 30, 2023Updated 2 years ago
- Learn and build GPU RTL from scratch☆21Aug 1, 2025Updated 10 months ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆25Jul 6, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 5 years ago
- Computational Storage Device based on the open source project OpenSSD.☆32Oct 25, 2020Updated 5 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 4 years ago
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 9 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆14Jul 17, 2023Updated 2 years ago
- ☆12Apr 7, 2020Updated 6 years ago
- ☆22Mar 7, 2025Updated last year
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆13Apr 12, 2023Updated 3 years ago
- 2D discrete cosine transform (DCT) of an 8x8 image in verilog HDL☆16Sep 2, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆22May 11, 2026Updated last month
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Haar wavelet based Discrete wavelet transform for ECG feature extraction in Verilog☆20Jul 21, 2015Updated 10 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆72Apr 14, 2024Updated 2 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 4 months ago
- ☆11Jan 1, 2019Updated 7 years ago