ivanvig / 2dconv-FPGALinks
A 2D convolution hardware implementation written in Verilog
☆50Updated 4 years ago
Alternatives and similar repositories for 2dconv-FPGA
Users that are interested in 2dconv-FPGA are comparing it to the libraries listed below
Sorting:
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated last year
- Implementing Different Adder Structures in Verilog☆75Updated 6 years ago
- Verilog RTL Design☆45Updated 4 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆16Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆92Updated 6 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆64Updated 11 months ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 6 years ago
- round robin arbiter☆75Updated 11 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆120Updated 3 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆86Updated 2 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆31Updated 5 years ago
- SystemVerilog Tutorial☆177Updated 3 weeks ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆66Updated 3 years ago