ivanvig / 2dconv-FPGA
A 2D convolution hardware implementation written in Verilog
☆45Updated 4 years ago
Alternatives and similar repositories for 2dconv-FPGA:
Users that are interested in 2dconv-FPGA are comparing it to the libraries listed below
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆56Updated 5 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆31Updated 2 years ago
- AXI Interconnect☆47Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆60Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆26Updated 5 years ago
- A 32 point radix-2 FFT module written in Verilog☆21Updated 4 years ago
- AHB DMA 32 / 64 bits☆52Updated 10 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- ☆11Updated this week
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆28Updated 4 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆53Updated 2 years ago
- Verilog RTL Design☆31Updated 3 years ago
- RTL Verilog library for various DSP modules☆84Updated 2 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆48Updated last year
- ☆38Updated 3 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆24Updated 4 years ago
- ☆15Updated last month
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆77Updated 5 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆81Updated last year
- Architectural design of data router in verilog☆28Updated 5 years ago
- Xilinx AXI VIP example of use☆33Updated 3 years ago
- ☆16Updated last year
- Asynchronous fifo in verilog☆32Updated 8 years ago
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆43Updated 4 years ago
- General Purpose AXI Direct Memory Access☆48Updated 8 months ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆36Updated 2 years ago