System Verilog code describing a fully combinational binarized neural network.
☆34Jul 6, 2018Updated 7 years ago
Alternatives and similar repositories for combinational-bnn
Users that are interested in combinational-bnn are comparing it to the libraries listed below
Sorting:
- OpenTitan FI formal verification framework☆16Aug 29, 2023Updated 2 years ago
- ☆16Jan 18, 2025Updated last year
- low-level Capstone system bindings for Rust☆13Feb 15, 2019Updated 7 years ago
- From Symbolic Logic Reasoning to Soft Reasoning: A Neural-Symbolic Paradigm☆11Jul 18, 2022Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Jun 30, 2020Updated 5 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- ☆16Jan 5, 2022Updated 4 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆21May 27, 2024Updated last year
- HLS code for a BNN accelerator☆17Sep 13, 2018Updated 7 years ago
- Fully Hardware-Based Stochastic Neural Network☆22Jan 23, 2025Updated last year
- An automated HDC platform☆11Updated this week
- PyTorch implementation of Local Binary Convolutional Neural Network http://xujuefei.com/lbcnn.html☆48Feb 18, 2020Updated 6 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Apr 2, 2018Updated 7 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆92Jul 3, 2019Updated 6 years ago
- Implementation of CNN using Verilog☆242Oct 13, 2017Updated 8 years ago
- [ICCV 2021] Code release for "Sub-bit Neural Networks: Learning to Compress and Accelerate Binary Neural Networks"☆32Jul 24, 2022Updated 3 years ago
- Proximal Mean-field for Neural Network Quantization☆21Apr 9, 2020Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆49Jul 31, 2024Updated last year
- The code base for the I4 prototype, as described in the SOSP '19 paper "I4: Incremental Inference of Inductive Invariants for Verificatio…☆26May 25, 2021Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆195Mar 20, 2024Updated last year
- A design automation framework to engineer decision diagrams yourself☆26Feb 25, 2026Updated last week
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆37Sep 25, 2019Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆198Dec 15, 2017Updated 8 years ago
- Jupyter notebook examples on image classification with quantized neural networks☆70May 5, 2020Updated 5 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Turtlebot maze solver that senses environment through laser scans and navigates. A mini Project from Robot Ignite Academy Course☆10Aug 15, 2020Updated 5 years ago
- This is a Login application for Android using Parse server.☆10Nov 26, 2018Updated 7 years ago
- Codes for Binary Ensemble Neural Network: More Bits per Network or More Networks per Bit?☆31Oct 7, 2019Updated 6 years ago
- Implementation for the paper "Latent Weights Do Not Exist: Rethinking Binarized Neural Network Optimization"☆76Dec 8, 2019Updated 6 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Nov 16, 2020Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆45Jun 24, 2022Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Oct 2, 2019Updated 6 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- New generation of State Chart Autocoder written completely in Python☆12Feb 11, 2026Updated 3 weeks ago
- An on-chain Turing machine library and interpreter for the NEO VM, i.e. the first universal dApp.☆13Aug 31, 2018Updated 7 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Jun 14, 2019Updated 6 years ago
- A comprehensive set of colab notebooks to showcase the principal differences among XAI techniques☆12Aug 4, 2025Updated 7 months ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago