System Verilog code describing a fully combinational binarized neural network.
☆36Jul 6, 2018Updated 7 years ago
Alternatives and similar repositories for combinational-bnn
Users that are interested in combinational-bnn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenTitan FI formal verification framework☆16Aug 29, 2023Updated 2 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- [ICCV 2021] Code release for "Sub-bit Neural Networks: Learning to Compress and Accelerate Binary Neural Networks"☆33Jul 24, 2022Updated 3 years ago
- ☆10Aug 22, 2023Updated 2 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆22May 27, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆16Jan 5, 2022Updated 4 years ago
- Implementation of CNN using Verilog☆247Oct 13, 2017Updated 8 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Apr 2, 2018Updated 8 years ago
- Codes for Binary Ensemble Neural Network: More Bits per Network or More Networks per Bit?☆31Oct 7, 2019Updated 6 years ago
- Proximal Mean-field for Neural Network Quantization☆21Apr 9, 2020Updated 6 years ago
- ☆11Dec 31, 2019Updated 6 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- ☆19Nov 14, 2022Updated 3 years ago
- Pytorch Implementation using Binary Weighs and activation.Accuracies are comparable .☆45Jan 19, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- low-level Capstone system bindings for Rust☆13Feb 15, 2019Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆199Dec 15, 2017Updated 8 years ago
- ☆12Sep 18, 2024Updated last year
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53May 29, 2018Updated 7 years ago
- ☆10May 30, 2017Updated 8 years ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆93Jul 3, 2019Updated 6 years ago
- From Symbolic Logic Reasoning to Soft Reasoning: A Neural-Symbolic Paradigm☆12Jul 18, 2022Updated 3 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆314Nov 16, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Based on the AberMUD V source code by Alan Cox☆10Nov 21, 2016Updated 9 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆15Feb 8, 2024Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆37Sep 25, 2019Updated 6 years ago
- The code base for the I4 prototype, as described in the SOSP '19 paper "I4: Incremental Inference of Inductive Invariants for Verificatio…☆27May 25, 2021Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆259Dec 29, 2018Updated 7 years ago
- ☆14Aug 8, 2022Updated 3 years ago
- ☆12Jan 19, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Oct 2, 2019Updated 6 years ago
- the released codes for DiamondGAN - a scalable multiple-to-one domain translation approach in medical imaging☆12Jan 16, 2020Updated 6 years ago
- An automated HDC platform☆11Mar 16, 2026Updated 2 months ago
- ☆17Sep 9, 2024Updated last year
- Computational Memory Neural Network Compiler☆11Aug 11, 2021Updated 4 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 3 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆59Jul 31, 2024Updated last year