EEESlab / combinational-bnn
System Verilog code describing a fully combinational binarized neural network.
☆28Updated 6 years ago
Related projects: ⓘ
- ☆53Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- IC implementation of TPU☆84Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆51Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆23Updated 4 years ago
- ☆65Updated last year
- Verilog implementation of Softmax function☆45Updated 2 years ago
- ☆58Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- A DSL for Systolic Arrays☆73Updated 5 years ago
- CNN accelerator☆26Updated 7 years ago
- An HLS based winograd systolic CNN accelerator☆46Updated 3 years ago
- ☆67Updated 4 years ago
- ☆81Updated 3 months ago
- HLS implemented systolic array structure☆38Updated 6 years ago
- ☆20Updated last year
- Library of approximate arithmetic circuits☆46Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆45Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆62Updated last year
- Convolutional Neural Network Using High Level Synthesis☆81Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆58Updated last month
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆56Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆121Updated 4 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆10Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆169Updated 4 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 6 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆23Updated 2 years ago