EEESlab / combinational-bnnLinks
System Verilog code describing a fully combinational binarized neural network.
☆34Updated 7 years ago
Alternatives and similar repositories for combinational-bnn
Users that are interested in combinational-bnn are comparing it to the libraries listed below
Sorting:
- ☆63Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 4 years ago
- Train and deploy LUT-based neural networks on FPGAs☆102Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆60Updated 4 years ago
- ☆71Updated 6 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆146Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆108Updated 7 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆204Updated 5 years ago
- Library of approximate arithmetic circuits☆61Updated 3 years ago
- ☆91Updated 5 years ago
- Verilog implementation of Softmax function☆77Updated 3 years ago
- ☆66Updated 3 years ago
- ☆72Updated 2 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 8 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆92Updated 11 months ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- CNN accelerator☆27Updated 8 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- Vitis HLS Library for FINN☆210Updated 2 months ago
- PYNQ, Neural network Language model, Overlay☆112Updated 6 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- PYNQ Composabe Overlays☆73Updated last year
- ☆22Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago