EEESlab / combinational-bnnLinks
System Verilog code describing a fully combinational binarized neural network.
☆34Updated 7 years ago
Alternatives and similar repositories for combinational-bnn
Users that are interested in combinational-bnn are comparing it to the libraries listed below
Sorting:
- ☆61Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 4 years ago
- Train and deploy LUT-based neural networks on FPGAs☆101Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- ☆71Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 7 years ago
- CNN accelerator☆27Updated 8 years ago
- Library of approximate arithmetic circuits☆57Updated 3 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆204Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆96Updated 2 weeks ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 10 months ago
- ☆72Updated 2 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆146Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Verilog implementation of Softmax function☆75Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- ☆66Updated 3 years ago
- Caffe to VHDL☆68Updated 5 years ago
- ☆22Updated 3 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- ☆32Updated last year
- Residual Binarized Neural Network☆42Updated 7 years ago