EEESlab / combinational-bnn
System Verilog code describing a fully combinational binarized neural network.
☆33Updated 6 years ago
Alternatives and similar repositories for combinational-bnn:
Users that are interested in combinational-bnn are comparing it to the libraries listed below
- ☆57Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 6 months ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 6 years ago
- CNN accelerator☆28Updated 7 years ago
- ☆71Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆85Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- ☆63Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- ☆28Updated 4 months ago
- A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacemen…☆18Updated 6 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆15Updated 3 years ago
- ☆87Updated 9 months ago
- Residual Binarized Neural Network☆43Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- ☆70Updated 5 years ago
- Library of approximate arithmetic circuits☆54Updated 2 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆55Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- ☆23Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆29Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆91Updated 3 years ago