EEESlab / combinational-bnn
System Verilog code describing a fully combinational binarized neural network.
☆33Updated 6 years ago
Alternatives and similar repositories for combinational-bnn
Users that are interested in combinational-bnn are comparing it to the libraries listed below
Sorting:
- ☆57Updated 5 years ago
- ☆93Updated 11 months ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 6 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 4 years ago
- Python code to show how a systolic array works. Written for https://medium.com/@antonpaquin/whats-inside-a-tpu-c013eb51973e☆28Updated 6 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 2 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆30Updated 6 months ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 7 months ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆23Updated 2 years ago
- ☆87Updated 5 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- ☆71Updated 2 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- Library of approximate arithmetic circuits☆53Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆81Updated 3 years ago
- ☆40Updated 5 years ago
- CNN accelerator☆27Updated 7 years ago