EEESlab / combinational-bnnLinks
System Verilog code describing a fully combinational binarized neural network.
☆34Updated 6 years ago
Alternatives and similar repositories for combinational-bnn
Users that are interested in combinational-bnn are comparing it to the libraries listed below
Sorting:
- ☆58Updated 5 years ago
- CNN accelerator☆27Updated 7 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- ☆94Updated 11 months ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 8 months ago
- ☆65Updated 6 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- ☆23Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆30Updated 6 months ago
- Caffe to VHDL☆67Updated 4 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆54Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- Library of approximate arithmetic circuits☆53Updated 2 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- ☆88Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- ☆71Updated 5 years ago
- ☆71Updated 2 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆14Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago