EEESlab / combinational-bnnLinks
System Verilog code describing a fully combinational binarized neural network.
☆34Updated 7 years ago
Alternatives and similar repositories for combinational-bnn
Users that are interested in combinational-bnn are comparing it to the libraries listed below
Sorting:
- Systolic-array based Deep Learning Accelerator generator☆27Updated 5 years ago
- ☆64Updated 5 years ago
- Train and deploy LUT-based neural networks on FPGAs☆109Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆108Updated 7 years ago
- ☆91Updated 5 years ago
- Caffe to VHDL☆68Updated 5 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 8 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 4 years ago
- ☆22Updated 3 years ago
- ☆71Updated 7 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆147Updated 6 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆205Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- An LSTM template and a few examples using Vivado HLS☆46Updated last year
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- ☆66Updated 3 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- CNN accelerator☆28Updated 8 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆101Updated 2 weeks ago
- PYNQ, Neural network Language model, Overlay☆112Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Updated 6 years ago
- Library of approximate arithmetic circuits☆61Updated 3 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- PYNQ Composabe Overlays☆73Updated last year