ucb-bar / riscv-blas
Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V
☆17Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for riscv-blas
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 3 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 3 months ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- FPGA version of Rodinia in HLS C/C++☆31Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated last month
- ☆15Updated 3 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆36Updated 2 months ago
- ☆42Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆29Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- A DSL for Systolic Arrays☆78Updated 5 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆22Updated this week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆18Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆94Updated last year
- ☆21Updated last month
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆13Updated last year
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆19Updated 2 weeks ago
- ☆27Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- A Language for Closed-form High-level ARchitecture Modeling☆18Updated 4 years ago
- ☆34Updated this week
- Support for Rocket Chip on Zynq FPGAs☆39Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆37Updated 2 years ago
- ☆26Updated 7 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- ☆33Updated 3 years ago