KshitijLakhani / VLSI_Verilog_ProjectsLinks
RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions, Control circuits like State Machines, and DSP applications like FFT.
☆18Updated 6 years ago
Alternatives and similar repositories for VLSI_Verilog_Projects
Users that are interested in VLSI_Verilog_Projects are comparing it to the libraries listed below
Sorting:
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆64Updated 2 years ago
- ☆47Updated 4 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- System Verilog using Functional Verification☆12Updated last year
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆31Updated last year
- ☆16Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆22Updated this week
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆12Updated last year
- ☆17Updated 2 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆39Updated 6 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆110Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆75Updated last year
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆96Updated 2 years ago
- Architectural design of data router in verilog☆31Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- AXI Interconnect☆52Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆35Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated 2 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- UART design in SV and verification using UVM and SV☆48Updated 5 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆62Updated last year
- SystemVerilog examples and projects☆18Updated 2 months ago
- ☆164Updated 2 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆16Updated 2 years ago
- General Purpose AXI Direct Memory Access☆58Updated last year
- Synchronous FIFO Testbench☆11Updated 3 years ago
- UVM and System Verilog Manuals☆44Updated 6 years ago