KshitijLakhani / VLSI_Verilog_ProjectsLinks
RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions, Control circuits like State Machines, and DSP applications like FFT.
☆19Updated 6 years ago
Alternatives and similar repositories for VLSI_Verilog_Projects
Users that are interested in VLSI_Verilog_Projects are comparing it to the libraries listed below
Sorting:
- ☆49Updated 4 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆65Updated 3 years ago
- System Verilog using Functional Verification☆12Updated last year
- SystemVerilog examples and projects☆19Updated 4 months ago
- ☆16Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆35Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆28Updated last month
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆55Updated 5 years ago
- ☆166Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆86Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆51Updated 5 years ago
- Architectural design of data router in verilog☆30Updated 5 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆119Updated 3 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆31Updated 6 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆98Updated 2 years ago
- ☆17Updated 2 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆13Updated last year
- VIP for AXI Protocol☆155Updated 3 years ago
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆10Updated last year
- Structured UVM Course☆51Updated last year
- SystemVerilog UVM testbench example☆34Updated last year
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆36Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆40Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago