KshitijLakhani / VLSI_Verilog_ProjectsLinks
RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions, Control circuits like State Machines, and DSP applications like FFT.
☆17Updated 7 years ago
Alternatives and similar repositories for VLSI_Verilog_Projects
Users that are interested in VLSI_Verilog_Projects are comparing it to the libraries listed below
Sorting:
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆71Updated 3 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Updated 2 years ago
- System Verilog using Functional Verification☆12Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- ☆52Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆69Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆93Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆15Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆71Updated last year
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆37Updated 3 years ago
- Asynchronous fifo in verilog☆37Updated 9 years ago
- ☆16Updated last year
- ☆15Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆64Updated last year
- Architectural design of data router in verilog☆31Updated 5 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆98Updated last year
- Verilog RTL Design☆46Updated 4 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆126Updated 3 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆42Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆38Updated 3 months ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆102Updated 2 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆24Updated last year
- ☆17Updated 2 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆58Updated 2 years ago
- UVM and System Verilog Manuals☆46Updated 6 years ago
- General Purpose AXI Direct Memory Access☆61Updated last year
- Synchronous FIFO Testbench☆11Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆102Updated 2 years ago