RegiaYoung/RISC-V-CPU external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

RegiaYoung/RISC-V-CPU

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/RegiaYoung/RISC-V-CPU)

Close

RegiaYoung / RISC-V-CPUView on GitHubMore

• External links
• Readme badge

记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU

☆14Sep 7, 2021Updated 4 years ago

Alternatives and similar repositories for RISC-V-CPU

Users that are interested in RISC-V-CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• cquwei-cx / cpu20220108

  View on GitHub
  MIPS 57条指令五级流水线cpu (verilog实现+详细注释)
  ☆11Jan 11, 2022Updated 4 years ago
• Yikai-coder / HITsz_CPU_design

  View on GitHub
  哈尔滨工业大学（深圳）2021年夏季学期计算机设计与实践课程代码资料。
  ☆12Jul 28, 2021Updated 4 years ago
• TCL606 / MipsPipeline

  View on GitHub
  Mips五级流水线CPU
  ☆47Jan 29, 2023Updated 3 years ago
• WeilingDu / HITsz-Computer-Networks-Project

  View on GitHub
  哈工大（深圳）计算机网络实验——C语言实现协议栈
  ☆13Dec 30, 2020Updated 5 years ago
• mrcaidev / computer-architecture-and-organization

  View on GitHub
  电子科技大学 2020 级《计算机组成与结构》课程代码。
  ☆10Apr 14, 2023Updated 2 years ago
• yang-le / riscv_cpu

  View on GitHub
  a simple riscv cpu
  ☆24Dec 2, 2022Updated 3 years ago
• xyfJASON / hitsz-minirv-1

  View on GitHub
  HITSZ 2020春 计算机设计与实践课程，实现基于 miniRV-1 的单周期和流水线CPU
  ☆34Jul 23, 2021Updated 4 years ago
• Qingzheng-Wang / PipelineCPU

  View on GitHub
  2022WHU计算机系统综合设计 基于RISCV的五级流水线CPU Five stage CPU implement based on RISC-V
  ☆12Oct 31, 2023Updated 2 years ago
• zhangdaiscott / mini-mogodb

  View on GitHub
  模仿mogodb采用xml+json实现小型数据库
  ☆15Sep 4, 2015Updated 10 years ago
• rave1sking / single_cycle_RISCV_CPU_Design-32bit

  View on GitHub
  Verilog实现单周期非流水线32位RISCV指令集（45条）CPU
  ☆42Dec 23, 2020Updated 5 years ago
• learner-lu / WHU-software-engineering

  View on GitHub
  武汉大学软件工程(弘毅)-课程复习/资料
  ☆13Jun 11, 2022Updated 3 years ago
• Azalea8 / riscv_cpu

  View on GitHub
  riscv指令集，单周期以及五级流水线CPU
  ☆119Jan 6, 2025Updated last year
• pinskyrobin / hitsz_database_2021

  View on GitHub
  哈尔滨工业大学（深圳） 2021 秋季学期数据库系统实验
  ☆16Dec 27, 2021Updated 4 years ago
• kaitoukito / YSYX-NJU-Group

  View on GitHub
  YSYX RISC-V Project NJU Study Group
  ☆16Jan 3, 2025Updated last year
• AulianHsu / Numerical-Linear-Algebra-programs-and-homework

  View on GitHub
  《数值线性代数-徐树方》书中算法和作业的matlab实现。课堂作业记录。
  ☆18Nov 8, 2019Updated 6 years ago
• buttercutter / noc

  View on GitHub
  A simple spidergon network-on-chip with wormhole switching feature
  ☆12Mar 22, 2021Updated 5 years ago
• LSTM-Kirigaya / ComputerDesignExperiment

  View on GitHub
  计算机组成原理的实验，包括单周期CPU和五级流水线CPU的verilog实现
  ☆40Jun 7, 2021Updated 4 years ago
• Nuclei-Software / nuclei-ai-library

  View on GitHub
  Nuclei AI Library Optimized For RISC-V Vector
  ☆14Oct 15, 2025Updated 5 months ago
• Lyncien / RISC-V-32I

  View on GitHub
  体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器
  ☆88Nov 28, 2019Updated 6 years ago
• LuminolT / SHU-Lab-Report-Template

  View on GitHub
  上海大学 课程实验报告LaTex模板
  ☆18Mar 23, 2023Updated 3 years ago
• hhhxiao / Pipeline-CPU

  View on GitHub
  Verilog写的简单五级流水线CPU
  ☆16Sep 24, 2020Updated 5 years ago
• srimanthtenneti / SOC-Design-ARM-M0

  View on GitHub
  This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.
  ☆12Sep 6, 2023Updated 2 years ago
• Gugugugugutian / WHU-CPU-RISC-V

  View on GitHub
  武汉大学计算机组成与设计课程单周期CPU处理器实现，使用RISC-V语言实现。
  ☆10Mar 14, 2024Updated 2 years ago
• RoaLogic / apb4_gpio

  View on GitHub
  General Purpose IO with APB4 interface
  ☆15May 10, 2024Updated last year
• chonlon / tomatoclock

  View on GitHub
  Qt5 C++ 编写的番茄钟软件
  ☆15Mar 21, 2020Updated 6 years ago
• taichi-ishitani / rice

  View on GitHub
  ☆21Sep 26, 2025Updated 5 months ago
• Catnip0709 / EpidemicAreaManagementSystem

  View on GitHub
  2020年春季学期软件工程大作业：疫区管理系统（后台）
  ☆15Jun 10, 2020Updated 5 years ago
• Corey-Maler / simple_SoC

  View on GitHub
  Small and simple, primitive SoC with GPU, CPU, RAM, GPIO
  ☆14Dec 29, 2016Updated 9 years ago
• fangyzh26 / spi

  View on GitHub
  ☆11Nov 13, 2022Updated 3 years ago
• msyksphinz-self / riscv-vector-tests

  View on GitHub
  Original test vector of RISC-V Vector Extension
  ☆14Mar 23, 2021Updated 5 years ago
• Ononokierii / mesugaki-siri

  View on GitHub
  ☆10Mar 26, 2023Updated 2 years ago
• wang-rq / Experiments-in-Computer-Organization

  View on GitHub
  计算机组成原理实验，内有mips程序设计、单周期cpu仿真实验、多周期cpu仿真实验
  ☆14Apr 14, 2024Updated last year
• c-sky / xuantie-vector-demos

  View on GitHub
  ☆10Sep 1, 2020Updated 5 years ago
• nekosilverfox / CPP

  View on GitHub
  💻 C++ 由简及繁，学习历程
  ☆13Nov 1, 2021Updated 4 years ago
• beiciliang / estimate-f0-inharmonicity

  View on GitHub
  Estimate the fundamental frequency and inharmonicity coefficient of an isolated piano note
  ☆11Jan 1, 2018Updated 8 years ago
• xiaoan109 / ysyx-workbench

  View on GitHub
  一生一芯CPU/目前做到cache/后续主要考虑ASIC DV
  ☆22Jan 13, 2025Updated last year
• CarloFable / risc-v-32-cpu

  View on GitHub
  risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog
  ☆11Feb 23, 2023Updated 3 years ago
• richardhyy / AssemblyLab

  View on GitHub
  《汇编语言（第四版）》 - 王爽 - 实验/检查点 | Assembly (4th Edition) - WangShuang - Labs
  ☆26Jun 12, 2021Updated 4 years ago
• yueyang2000 / riscv-cpu

  View on GitHub
  RISC-V multi cycle CPU. Project of Computer Organization (THU 2020)
  ☆17Nov 30, 2022Updated 3 years ago