RegiaYoung / RISC-V-CPU
记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU
☆12Updated 3 years ago
Alternatives and similar repositories for RISC-V-CPU:
Users that are interested in RISC-V-CPU are comparing it to the libraries listed below
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆26Updated 3 years ago
- riscv指令集,单周期以及五级流水线CPU☆43Updated 2 months ago
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆20Updated 9 months ago
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆72Updated 5 years ago
- 单周期 8指令 MIPS32CPU☆89Updated 2 years ago
- a simple riscv cpu☆22Updated 2 years ago
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Updated 3 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆124Updated 8 months ago
- 复旦大学 数字逻辑与部件设计实验 2020秋☆46Updated 3 years ago
- Verilog实现单周期非流水线32位RISCV指令集(45条)CPU☆38Updated 4 years ago
- 基于Verilog实现的三个MIPS架构CPU项目,按顺序实现了单周期,多周期以及基于多周期的微系统. Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instructi…☆17Updated 3 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆62Updated 2 years ago
- Open IP in Hardware Description Language.☆19Updated last year
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆17Updated 3 years ago
- Mips五级流水线CPU☆37Updated 2 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆26Updated 2 years ago
- ☆57Updated 2 months ago
- 从零开始设计一个CPU (Verilog)☆52Updated 3 years ago
- 合肥工业大学《系统硬件综合设计》五级流水线 RISC-V CPU☆14Updated last year
- YSYX RISC-V Project NJU Study Group☆15Updated 2 months ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆48Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆46Updated last year
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆142Updated 6 years ago
- A RISC-V RV32I ISA Single Cycle CPU☆22Updated last year
- NSCSCC2022龙芯杯个人赛,MIPS32,59MHz经典五级流水线架构,易于初学者阅读(计算机组成原理,自己动手写CPU)☆60Updated 11 months ago
- ☆79Updated 3 weeks ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆39Updated 7 months ago
- FPGA实现各种小游戏,学习并快乐着☆70Updated 2 years ago
- 2020龙 芯杯个人赛 简易双发射60M(含ibuffer)☆34Updated 4 years ago
- ☆59Updated last year