☆37Jun 19, 2023Updated 3 years ago
Alternatives and similar repositories for tarsier
Users that are interested in tarsier are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- Verilog implementation of Bubble Sorter and Odd Even Transposition Sorter.☆15Nov 22, 2015Updated 10 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆27Jun 1, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆11Oct 18, 2024Updated last year
- MAC system with IEEE754 compatibility☆14Nov 22, 2023Updated 2 years ago
- ☆13Jul 2, 2016Updated 10 years ago
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- Verilog Implementation of the Census Transform Stereo Vision algorithm☆30Apr 21, 2023Updated 3 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆12Feb 15, 2022Updated 4 years ago
- ☆15Jul 28, 2022Updated 4 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆40Oct 4, 2024Updated last year
- This is my MTech Thesis Dissertation Topic.☆11Oct 21, 2022Updated 3 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆12Sep 30, 2020Updated 5 years ago
- Implement a bitonic sorting network on FPGA☆50Nov 6, 2021Updated 4 years ago
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆19Dec 23, 2025Updated 8 months ago
- Generic FIFO implementation with optional FWFT☆63May 27, 2020Updated 6 years ago
- 英语写作语料搜索🔍神器！CVPR中所有出现过的搭配和词句用法搜索，支持模糊查询。☆11Mar 15, 2021Updated 5 years ago
- ☆15Jul 25, 2017Updated 9 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆42Dec 2, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- A dataflow compiler☆38Updated this week
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 7 years ago
- my rc files☆12Mar 16, 2016Updated 10 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- FFT generator using Chisel☆63Sep 26, 2021Updated 4 years ago
- A hardware MJPEG encoder and RTP transmitter☆49Jan 15, 2020Updated 6 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- ☆18May 30, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆97Feb 28, 2018Updated 8 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆32Dec 25, 2023Updated 2 years ago
- FAST-9 Accelerator for Corner Detection☆38Jan 1, 2021Updated 5 years ago
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆27Aug 14, 2026Updated 3 weeks ago
- 基于树莓派（Pi）和PyGame的魔镜（Mirror）☆18Aug 5, 2022Updated 4 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆12Jan 8, 2021Updated 5 years ago