raiker / tarsierLinks
☆33Updated last year
Alternatives and similar repositories for tarsier
Users that are interested in tarsier are comparing it to the libraries listed below
Sorting:
- ☆10Updated 4 years ago
- ☆33Updated 8 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- 一个基于AXI接口的PL端卷积加速器,可由PS端调用☆13Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- Open IP in Hardware Description Language.☆23Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- 本工具用于自动 生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆25Updated 2 years ago
- AXI总线连接器☆97Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- FFT generator using Chisel☆59Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- 文档编写☆13Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆159Updated 5 years ago
- ☆111Updated 4 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- ☆51Updated 2 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- ☆39Updated 4 years ago