raiker / tarsier
☆33Updated last year
Alternatives and similar repositories for tarsier:
Users that are interested in tarsier are comparing it to the libraries listed below
- verilog实现TPU中的脉动阵列计算卷积的module☆72Updated 3 years ago
- 3×3脉动阵列乘法器☆36Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆25Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆13Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆39Updated 4 months ago
- A DNN Accelerator implemented with RTL.☆63Updated last week
- An LeNet RTL implement onto FPGA☆40Updated 6 years ago
- AMD University Program HLS tutorial☆71Updated 2 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- ☆60Updated 6 years ago
- Zynq-7000 DPU TRD☆44Updated 5 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆11Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆27Updated 4 years ago
- ☆28Updated 4 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆56Updated 5 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆65Updated last year
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- AXI总线连接器☆93Updated 4 years ago
- upgrade to e203 (a risc-v core)☆38Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆135Updated 5 years ago
- Implement a bitonic sorting network on FPGA☆41Updated 3 years ago
- ☆98Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆174Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆85Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆42Updated 3 years ago
- ☆26Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆33Updated 2 years ago
- Step by step tutorial for building CortexM0 SoC☆37Updated 2 years ago