raiker / tarsierLinks
☆33Updated 2 years ago
Alternatives and similar repositories for tarsier
Users that are interested in tarsier are comparing it to the libraries listed below
Sorting:
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆25Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- ☆61Updated 2 years ago
- Zynq-7000 DPU TRD☆45Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- ☆33Updated 9 months ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- ☆112Updated 4 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- AXI总线连接器☆99Updated 5 years ago
- ☆10Updated 3 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- ☆46Updated 7 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆15Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- FFT generator using Chisel☆60Updated 3 years ago
- ☆38Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago