raiker / tarsier
☆31Updated last year
Related projects ⓘ
Alternatives and complementary repositories for tarsier
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- ☆60Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆32Updated 2 months ago
- 3×3脉动阵列乘法器☆36Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆9Updated 4 years ago
- An LeNet RTL implement onto FPGA☆39Updated 6 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆22Updated last year
- ☆26Updated 2 months ago
- A DNN Accelerator implemented with RTL.☆61Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆23Updated 5 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- Zynq-7000 DPU TRD☆43Updated 5 years ago
- Implement a bitonic sorting network on FPGA☆39Updated 3 years ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆18Updated 2 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆167Updated last year
- ☆93Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- AXI总线连接器☆91Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆54Updated 3 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆21Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆71Updated 5 years ago
- ☆19Updated 10 months ago
- 中文:☆93Updated 4 years ago