LinHuangnan / RiscV_GameConsole_FPGALinks
FPGA创新设计大赛全国二等奖,Multi-functional Game Console Based on RISC-V.(基于紫光FPGA的RSIC V多功能游戏机)
☆10Updated last year
Alternatives and similar repositories for RiscV_GameConsole_FPGA
Users that are interested in RiscV_GameConsole_FPGA are comparing it to the libraries listed below
Sorting:
- 2023集创赛紫光同创杯一等奖项目☆135Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆203Updated 3 weeks ago
- FPGA实现简单的图像处理算法☆62Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆208Updated 2 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆119Updated 3 weeks ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆133Updated 2 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆61Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆145Updated 5 years ago
- ☆77Updated 2 months ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆357Updated 2 years ago
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的 无极缩放算法实现)☆82Updated 7 months ago
- CPU Design Based on RISCV ISA☆122Updated last year
- fpga跑sobel识别算法☆43Updated 4 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆78Updated 4 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆102Updated 3 years ago
- ☆33Updated 2 years ago
- AXI总线连接器☆105Updated 5 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆59Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆169Updated 2 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆53Updated last year
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆32Updated 11 months ago
- FPGA project☆230Updated 3 years ago
- some interesting demos for starters☆85Updated 2 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆45Updated last year
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- Vivado诸多IP,包括图像处理等☆232Updated last year
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆254Updated last year