FPGA创新设计大赛全国二等奖，Multi-functional Game Console Based on RISC-V.(基于紫光FPGA的RSIC V多功能游戏机)
☆11Aug 16, 2024Updated last year
Alternatives and similar repositories for RiscV_GameConsole_FPGA
Users that are interested in RiscV_GameConsole_FPGA are comparing it to the libraries listed below
Sorting:
- 2048 Game created via Verilog, loaded on an FPGA board and VGA monitor.☆12Mar 25, 2022Updated 3 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 5 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- 2024嵌赛FPGA紫光同创赛题三——PixelFuze☆12Nov 10, 2024Updated last year
- ☆17Apr 7, 2022Updated 3 years ago
- GNU toolchain for PULP and RISC-V☆13Mar 15, 2025Updated 11 months ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- ☆13Aug 23, 2023Updated 2 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆15Oct 11, 2018Updated 7 years ago
- This project aims at developing working kernels for Amazfit watches☆10Nov 20, 2019Updated 6 years ago
- 基于FPGA的cifar-10二维卷积识别任务☆13Sep 8, 2022Updated 3 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- PC-side code for PacGoc, enterprise grand prize-winning work at PangoMirco Cup CICC 2024. [第八届集创赛紫光同创杯企业大奖获奖作品]☆17Oct 12, 2024Updated last year
- ☆10Feb 13, 2025Updated last year
- ☆11Jun 28, 2020Updated 5 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13May 9, 2022Updated 3 years ago
- ☆12Oct 3, 2022Updated 3 years ago
- The AX7Z035B board is suitable for PCIe, video image processing, fiber/Ethernet communication, etc.☆21Apr 2, 2024Updated last year
- Tool to connect the workstation to the pulp targets abd interact with them☆11Oct 22, 2020Updated 5 years ago
- 记录 RT-Thread 物联网实时操作系统的学习过程☆14Jan 14, 2021Updated 5 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆20Nov 26, 2018Updated 7 years ago
- 全卷积网络进行语音降噪☆18Dec 8, 2021Updated 4 years ago
- 基于FPGA的CNN图像分类系统☆15Nov 27, 2021Updated 4 years ago
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆17Dec 23, 2025Updated 2 months ago
- i2c fpga oled sdd1306 bresenham implementation☆14May 20, 2021Updated 4 years ago
- FPGA Audio Manipulation & Effects in Verilog | DJ sound mixer that is able to create remixes of voices, sounds and melodies☆13Jul 15, 2019Updated 6 years ago
- ☆15Aug 20, 2019Updated 6 years ago
- 数字逻辑课程设计，飞机大战游戏。使用Verilog开发的基于FPGA的小游戏，代码比较垃圾，仅以此记录那段奋斗的日子~☆14Aug 26, 2021Updated 4 years ago
- ☆15Apr 7, 2021Updated 4 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Jul 19, 2024Updated last year
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 6 years ago
- ES-203 Computer Organization & Architecture CNN on FPGA board☆17Feb 23, 2022Updated 4 years ago
- 本工程用FPGA和python实现一个简单的8路输入逻辑分析仪☆19Aug 20, 2017Updated 8 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆19Jul 10, 2020Updated 5 years ago
- GTKWave Homebrew Tap☆21Jul 21, 2024Updated last year
- A set of audio processing functions implemented by FPGA☆29Sep 28, 2021Updated 4 years ago