Vitorian / awesome-mpsoc
Public resources available for Xilinx MPSOC+ and SDSOC hardware
☆16Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for awesome-mpsoc
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆59Updated last month
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆37Updated 3 months ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- DyRACT Open Source Repository☆16Updated 8 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- ☆42Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆47Updated 9 years ago
- FPGA reference design for the the Swerv EH1 Core☆67Updated 4 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 5 years ago
- AXI X-Bar☆19Updated 4 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆84Updated 5 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆33Updated 4 years ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- A fork of the main Verilator project for development work. The changes here are in preparation for committing back to the main project.☆18Updated 10 years ago
- ☆22Updated last year
- Experiments with fixed function renderers and Chisel HDL☆58Updated 5 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆27Updated this week
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆45Updated 3 months ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 4 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆33Updated 2 years ago
- CPUs☆13Updated 3 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆84Updated 5 years ago
- Extensible FPGA control platform☆54Updated last year
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆20Updated 3 weeks ago
- Fork of OpenCores jpegencode with Cocotb testbench☆42Updated 9 years ago