Public resources available for Xilinx MPSOC+ and SDSOC hardware
☆18May 26, 2017Updated 9 years ago
Alternatives and similar repositories for awesome-mpsoc
Users that are interested in awesome-mpsoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Feb 20, 2017Updated 9 years ago
- Slides and material for Xilinx bootcamp☆22Aug 6, 2021Updated 4 years ago
- Configurable RISC-V Processor☆20Updated this week
- ☆12Dec 10, 2025Updated 6 months ago
- Blinking Led Project☆10Aug 29, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 5 years ago
- Avnet Board Definition Files☆145Jan 12, 2026Updated 5 months ago
- Slides and documentation from talks/demos/meetups☆50Aug 25, 2020Updated 5 years ago
- Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.☆70Updated this week
- Awesome List for Infrastructure as Code☆15Jul 15, 2017Updated 8 years ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- Setup guides for Raptor Talos II Secure Workstation based on IBM's Power9 CPU.☆15Sep 7, 2025Updated 9 months ago
- Board files to build Ultra 96 PYNQ image☆158Sep 14, 2025Updated 9 months ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆202Oct 9, 2018Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Dec 19, 2017Updated 8 years ago
- QuSoC demo projects and template☆24Mar 4, 2026Updated 3 months ago
- A CUDA renderer for the Buddhabrot fractal☆13Sep 14, 2023Updated 2 years ago
- Easy 1 zip/script download at the linked Google Drive☆22May 12, 2017Updated 9 years ago
- Flask Dashboard - MaterialPro Bootstrap Lite | AppSeed☆15Oct 4, 2023Updated 2 years ago
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- ☆22May 29, 2026Updated 3 weeks ago
- SocKit 1-wire (onewire) master☆19Aug 5, 2012Updated 13 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆11Dec 10, 2025Updated 6 months ago
- Reusable Verilog 2005 components for FPGA designs☆52Dec 14, 2025Updated 6 months ago
- This repository provides codes for implementing DQN model in algorithmic trading☆14Apr 18, 2022Updated 4 years ago
- PicoRV☆45Feb 19, 2020Updated 6 years ago
- The ultimate forth chip documentation collection☆19Dec 16, 2018Updated 7 years ago
- ☆16Apr 25, 2024Updated 2 years ago
- a playground for xilinx zynq fpga experiments☆50Nov 19, 2018Updated 7 years ago
- Project-based curriculum for teaching Arduino, IoT, and data science across secondary school levels (educational)☆13Jun 12, 2025Updated last year
- The Core Flight System (cFS) is a generic flight software architecture framework used on flagship spacecraft, human spacecraft, cubesats,…☆15Apr 23, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- C++ 17 Hardware abstraction layer generator from systemrdl☆15Jun 10, 2026Updated last week
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 5 years ago
- A set of standalone kernel modules and userspace library for using the AXI DMA on a Zynq MPSoC☆22Feb 22, 2020Updated 6 years ago
- A simple example of using the SDAccel build flow for AWS EC2's F1 instance type. Trys to avoid magic makefiles.☆10Aug 27, 2017Updated 8 years ago
- ☆10Sep 3, 2016Updated 9 years ago
- linux framebuffer library☆19Aug 8, 2018Updated 7 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆17Jun 13, 2025Updated last year