Alternatives and similar repositories for SDC-AI-LectureNotes:

Users that are interested in SDC-AI-LectureNotes are comparing it to the libraries listed below

• KHWeb19 / PersonalProject
  개인 프로젝트 저장소입니다.
  ☆7Updated 2 years ago
• KHWeb19 / LectureContents
  수업 자료는 모두 여기에 업로드 됩니다.
  ☆27Updated 2 years ago
• KHWeb19 / Homework
  과제는 여기에 제출합니다.
  ☆26Updated 2 years ago
• EDDI-WebAppAcademy / LectureNotes
  수업 자료는 여기에 올립니다.
  ☆22Updated 2 years ago
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆208Updated last year
• EDDI-RobotAcademy / supplement-lecture
  웹/앱 보충 강의
  ☆13Updated last year
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆189Updated last month
• Avnet / Ultra96-PYNQ
  Board files to build Ultra 96 PYNQ image
  ☆153Updated last month
• Avnet / bdf
  Avnet Board Definition Files
  ☆129Updated 3 weeks ago
• Xilinx / Vitis-In-Depth-Tutorial
  ☆116Updated 3 years ago
• Xilinx / PYNQ-HelloWorld
  This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.
  ☆98Updated 2 years ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆520Updated 2 months ago
• amiq-consulting / CNN-using-HLS
  Convolutional Neural Network Using High Level Synthesis
  ☆84Updated 4 years ago
• abdelazeem201 / Systolic-array-implementation-in-RTL-for-TPU
  IC implementation of Systolic Array for TPU
  ☆178Updated 3 months ago
• Xilinx / Vitis_Embedded_Platform_Source
  ☆121Updated 2 months ago
• Xilinx / PYNQ_Composable_Pipeline
  PYNQ Composabe Overlays
  ☆70Updated 7 months ago
• thedatabusdotio / fpga-ml-accelerator
  This repository hosts the code for an FPGA based accelerator for convolutional neural networks
  ☆137Updated 7 months ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆320Updated last week
• HWAC-DL / hwac_object_tracker
  FPGA accelerated TinyYOLO v2 object detection neural network
  ☆68Updated 6 years ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆630Updated 2 months ago
• gewuek / vitis_ai_custom_platform_flow
  This project is trying to create a base vitis platform to run with DPU
  ☆47Updated 4 years ago
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆200Updated 7 years ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆311Updated last week
• roo16kie / MAC_Verilog
  Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .
  ☆11Updated 5 years ago
• Xilinx / DSP-PYNQ
  A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+
  ☆38Updated 2 years ago
• louisliuwei / PynqDocs
  PYNQ学习资料
  ☆160Updated 5 years ago
• Xilinx / XilinxBoardStore
  ☆272Updated last week
• drichmond / PYNQ-HLS
  A Tutorial on Putting High-Level Synthesis cores in PYNQ
  ☆103Updated 6 years ago
• Xilinx / Vivado-Design-Tutorials
  ☆174Updated 2 weeks ago
• xupgit / Zynq-Design-using-Vivado
  This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.
  ☆81Updated last year