EDDI-RobotAcademy / SDC-AI-LectureNotes
It's for SDC-AI Lecture Notes
☆16Updated 6 months ago
Alternatives and similar repositories for SDC-AI-LectureNotes:
Users that are interested in SDC-AI-LectureNotes are comparing it to the libraries listed below
- 개인 프로젝트 저장소입니다.☆7Updated 2 years ago
- 수업 자료는 모두 여기에 업로드 됩니다.☆27Updated 2 years ago
- 과제는 여기에 제출합니다.☆26Updated 2 years ago
- DPU on PYNQ☆211Updated last year
- 수업 자료는 여기에 올립니다.☆22Updated 2 years ago
- ☆117Updated 3 years ago
- Avnet Board Definition Files☆131Updated 2 months ago
- Board files to build Ultra 96 PYNQ image☆154Updated 2 months ago
- Vitis HLS Library for FINN☆190Updated this week
- Vitis_Accel_Examples☆531Updated 3 weeks ago
- ☆278Updated last month
- ☆185Updated 2 months ago
- ☆122Updated 3 months ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆101Updated 2 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆317Updated last month
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆329Updated last month
- Dataflow QNN inference accelerator examples on FPGAs☆203Updated 2 months ago
- Implementation of CNN using Verilog☆207Updated 7 years ago
- The AX7Z035B board is suitable for PCIe, video image processing, fiber/Ethernet communication, etc.☆13Updated 11 months ago
- ☆651Updated 4 months ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆142Updated 8 months ago
- AXI interface modules for Cocotb☆242Updated last year
- Xilinx Tcl Store☆353Updated this week
- FPGA accelerated TinyYOLO v2 object detection neural network☆70Updated 6 years ago
- ☆246Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- uvm AXI BFM(bus functional model)☆239Updated 11 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.