Repository used to support automated builds under PetaLinux tools that use Yocto.
☆63Mar 27, 2025Updated last year
Alternatives and similar repositories for petalinux
Users that are interested in petalinux are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Avnet Board Definition Files☆145Jan 12, 2026Updated 5 months ago
- Used for overriding files generated by PetaLinux with Avnet board specific configurations.☆12Mar 24, 2025Updated last year
- meta-petalinux distro layer supporting Xilinx Tools☆103Jun 3, 2026Updated last week
- ☆115Mar 24, 2025Updated last year
- ☆14Mar 1, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 4 months ago
- Board files to build Ultra 96 PYNQ image☆158Sep 14, 2025Updated 9 months ago
- Firmware binaries for Microchip ATWILC Wireless Devices (ATWILC1000 & ATWILC3000)☆16Feb 23, 2026Updated 3 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- ☆22Mar 13, 2019Updated 7 years ago
- meta-layer for EBAZ4205☆18Jun 7, 2021Updated 5 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆44Oct 21, 2019Updated 6 years ago
- Making Lattice SensAI work properly on tinyVision products☆13Nov 22, 2022Updated 3 years ago
- Dockerfile to build docker images with Petalinux (Tested on version 2018.3~2021.1)☆122Apr 29, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator☆35May 26, 2026Updated 2 weeks ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- Yocto metalayer for TQ System SOM hardware support☆13Jun 5, 2026Updated last week
- ☆73Feb 16, 2023Updated 3 years ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆18Aug 16, 2021Updated 4 years ago
- Set of scripts for managing Vitis workspaces with git.☆15Dec 17, 2025Updated 5 months ago
- ☆22Aug 8, 2023Updated 2 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆22Dec 17, 2015Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.☆70Jun 6, 2026Updated last week
- ☆12Apr 7, 2020Updated 6 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 11 years ago
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 8 months ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- OpenMPTL - C++ Microprocessor Template Library☆21May 27, 2021Updated 5 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆61Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- Example project that uses the AXI DMA peripheral to connect a custom AXI-Stream peripheral to memory☆14Feb 28, 2014Updated 12 years ago
- ☆16Jan 20, 2021Updated 5 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Jan 7, 2016Updated 10 years ago
- CNN based Deep Learning for Detecting COVID-19 from X-Ray images.The Deep Learning is deployed in AWS IoT GreenGrass with Xilinx ZCU104 …☆20Sep 7, 2020Updated 5 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆341Jan 20, 2025Updated last year