Avnet / petalinux
Repository used to support automated builds under PetaLinux tools that use Yocto.
☆59Updated last month
Alternatives and similar repositories for petalinux:
Users that are interested in petalinux are comparing it to the libraries listed below
- meta-petalinux distro layer supporting Xilinx Tools☆89Updated 3 months ago
- This store contains Configurable Example Designs.☆44Updated this week
- ☆69Updated last month
- Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.☆59Updated last month
- ☆111Updated last month
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆55Updated last week
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Avnet Board Definition Files☆133Updated 2 weeks ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆88Updated 2 months ago
- ☆44Updated 3 years ago
- This is a wiki and code sharing for ZYNQ☆71Updated 9 years ago
- Collection of Yocto Project layers to enable AMD Xilinx products☆154Updated last week
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 5 months ago
- Extensible FPGA control platform☆60Updated 2 years ago
- FOS - FPGA Operating System☆66Updated 4 years ago
- Board files to build Ultra 96 PYNQ image☆154Updated 4 months ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆69Updated 3 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆100Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- an abstraction layer across user-space Linux, baremetal, and RTOS environments☆24Updated last week
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated last year
- Ethernet Mezzanine Card for the Ultra96☆14Updated last year
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 2 years ago
- ☆69Updated 9 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Vivado build system☆68Updated 4 months ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆34Updated 7 years ago
- ☆53Updated 2 years ago