Xilinx / Kria-PYNQLinks
PYNQ support and examples for Kria SOMs
☆111Updated last year
Alternatives and similar repositories for Kria-PYNQ
Users that are interested in Kria-PYNQ are comparing it to the libraries listed below
Sorting:
- PYNQ Composabe Overlays☆73Updated last year
- Kria Vitis platforms and overlays☆104Updated 3 months ago
- Board files to build Ultra 96 PYNQ image☆157Updated 8 months ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆105Updated 2 years ago
- Vitis Model Composer Examples and Tutorials☆106Updated this week
- Temporary repo to gather information about the Kria KV260 board☆72Updated 4 years ago
- Avnet Board Definition Files☆133Updated this week
- DPU on PYNQ☆227Updated last month
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 3 years ago
- ☆96Updated last year
- ☆118Updated 4 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 5 years ago
- ☆295Updated 3 weeks ago
- ☆47Updated 4 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆71Updated 3 years ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆36Updated last year
- ☆131Updated 3 months ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- PYNQ Bootcamp 2019-2024 teaching materials.☆49Updated 8 months ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆85Updated 2 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- ☆222Updated last month
- Dataflow QNN inference accelerator examples on FPGAs☆232Updated 2 weeks ago
- A Python package to use FPGA development tools programmatically.☆138Updated 5 months ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Updated 4 years ago
- ☆28Updated 3 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 2 months ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆27Updated last month
- FOS - FPGA Operating System☆71Updated 4 years ago