Xilinx / Kria-PYNQ
PYNQ support and examples for Kria SOMs
☆103Updated 7 months ago
Alternatives and similar repositories for Kria-PYNQ:
Users that are interested in Kria-PYNQ are comparing it to the libraries listed below
- PYNQ Composabe Overlays☆70Updated 9 months ago
- Kria Vitis platforms and overlays☆96Updated last week
- Board files to build Ultra 96 PYNQ image☆154Updated 3 months ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆101Updated 2 years ago
- Avnet Board Definition Files☆132Updated 2 months ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆29Updated 4 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆69Updated 3 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- Temporary repo to gather information about the Kria KV260 board☆65Updated 3 years ago
- DPU on PYNQ☆211Updated last year
- Vitis Model Composer Examples and Tutorials☆91Updated this week
- ☆117Updated 3 years ago
- ☆27Updated 8 months ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 5 years ago
- ☆86Updated last year
- ☆190Updated 2 months ago
- PYNQ Bootcamp 2019-2024 teaching materials.☆46Updated 3 months ago
- ☆54Updated 2 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆45Updated 2 months ago
- ☆279Updated last week
- ☆43Updated 3 years ago
- Files used with hackster examples☆144Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- ☆122Updated 3 months ago
- This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL☆26Updated 3 years ago
- ☆27Updated 7 years ago
- RISC-V Integration for PYNQ☆170Updated 5 years ago
- FOS - FPGA Operating System☆66Updated 4 years ago