Xilinx / Kria-PYNQLinks
PYNQ support and examples for Kria SOMs
☆123Updated last year
Alternatives and similar repositories for Kria-PYNQ
Users that are interested in Kria-PYNQ are comparing it to the libraries listed below
Sorting:
- Kria Vitis platforms and overlays☆112Updated 8 months ago
- PYNQ Composabe Overlays☆74Updated last year
- Board files to build Ultra 96 PYNQ image☆157Updated 4 months ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆107Updated 3 years ago
- Vitis Model Composer Examples and Tutorials☆116Updated last week
- Temporary repo to gather information about the Kria KV260 board☆76Updated 4 years ago
- Avnet Board Definition Files☆140Updated 3 weeks ago
- ☆104Updated 2 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 6 years ago
- ☆117Updated 4 years ago
- DPU on PYNQ☆242Updated 5 months ago
- ☆52Updated 4 years ago
- RISC-V Integration for PYNQ☆180Updated 6 years ago
- ☆313Updated last week
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆75Updated 3 years ago
- PYNQ Bootcamp 2019-2024 teaching materials.☆52Updated last year
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆45Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- AMD Xilinx University Program Vivado tutorial☆43Updated 2 years ago
- Open-Source HLS Examples for Microchip FPGAs☆49Updated 2 weeks ago
- A Python package to use FPGA development tools programmatically.☆144Updated 10 months ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆66Updated last year
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆101Updated 7 months ago
- This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL☆28Updated 4 years ago
- FOS - FPGA Operating System☆73Updated 5 years ago
- ☆29Updated 3 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆87Updated 2 years ago
- ☆137Updated 2 months ago