Xilinx / Kria-PYNQLinks
PYNQ support and examples for Kria SOMs
☆112Updated last year
Alternatives and similar repositories for Kria-PYNQ
Users that are interested in Kria-PYNQ are comparing it to the libraries listed below
Sorting:
- Kria Vitis platforms and overlays☆106Updated 4 months ago
- Board files to build Ultra 96 PYNQ image☆157Updated 3 weeks ago
- PYNQ Composabe Overlays☆73Updated last year
- Vitis Model Composer Examples and Tutorials☆107Updated last week
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆106Updated 2 years ago
- Temporary repo to gather information about the Kria KV260 board☆72Updated 4 years ago
- DPU on PYNQ☆228Updated last month
- RISC-V Integration for PYNQ☆176Updated 6 years ago
- Avnet Board Definition Files☆135Updated 2 weeks ago
- ☆97Updated last year
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆103Updated 5 years ago
- ☆117Updated 4 years ago
- ☆298Updated this week
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆36Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL☆27Updated 4 years ago
- ☆131Updated 3 months ago
- PYNQ Bootcamp 2019-2024 teaching materials.☆50Updated 9 months ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆86Updated 2 years ago
- ☆47Updated 4 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 3 months ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆71Updated 3 years ago
- FOS - FPGA Operating System☆72Updated 4 years ago
- ☆225Updated last month
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Updated 4 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- ☆145Updated 3 weeks ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆158Updated 2 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 10 months ago