Xilinx / Kria-PYNQLinks
PYNQ support and examples for Kria SOMs
☆109Updated 10 months ago
Alternatives and similar repositories for Kria-PYNQ
Users that are interested in Kria-PYNQ are comparing it to the libraries listed below
Sorting:
- PYNQ Composabe Overlays☆73Updated last year
- Kria Vitis platforms and overlays☆103Updated last month
- Board files to build Ultra 96 PYNQ image☆155Updated 6 months ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆104Updated 2 years ago
- Vitis Model Composer Examples and Tutorials☆102Updated 3 weeks ago
- ☆118Updated 4 years ago
- DPU on PYNQ☆224Updated last year
- Temporary repo to gather information about the Kria KV260 board☆69Updated 3 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 5 years ago
- ☆290Updated last month
- Avnet Board Definition Files☆134Updated 2 months ago
- ☆93Updated last year
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- RISC-V Integration for PYNQ☆175Updated 6 years ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆35Updated last year
- ☆45Updated 4 years ago
- ☆129Updated last month
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆95Updated 3 weeks ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 3 years ago
- ☆30Updated last year
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated 2 years ago
- Files used with hackster examples☆146Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- ☆210Updated 3 weeks ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆85Updated last month
- This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL☆27Updated 3 years ago
- A Python package to use FPGA development tools programmatically.☆138Updated 3 months ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 6 months ago