KHWeb19 / LectureContents

Related projects ⓘ

Alternatives and complementary repositories for LectureContents

• KHWeb19 / Homework
  과제는 여기에 제출합니다.
  ☆26Updated 2 years ago
• KHWeb19 / PersonalProject
  개인 프로젝트 저장소입니다.
  ☆7Updated 2 years ago
• EDDI-RobotAcademy / SDC-AI-LectureNotes
  It's for SDC-AI Lecture Notes
  ☆16Updated 2 months ago
• Avnet / Ultra96-PYNQ
  Board files to build Ultra 96 PYNQ image
  ☆151Updated 2 months ago
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆202Updated 9 months ago
• Xilinx / Vitis-In-Depth-Tutorial
  ☆116Updated 3 years ago
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆180Updated 2 weeks ago
• Avnet / bdf
  Avnet Board Definition Files
  ☆125Updated 2 weeks ago
• Xilinx / DSP-PYNQ
  A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+
  ☆37Updated 2 years ago
• Xilinx / XilinxBoardStore
  ☆255Updated 2 weeks ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆302Updated 6 months ago
• Xilinx / PYNQ_Composable_Pipeline
  PYNQ Composabe Overlays
  ☆67Updated 4 months ago
• Xilinx / Vitis_Embedded_Platform_Source
  ☆116Updated 5 months ago
• amiq-consulting / CNN-using-HLS
  Convolutional Neural Network Using High Level Synthesis
  ☆83Updated 4 years ago
• Xilinx / PYNQ-HelloWorld
  This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.
  ☆93Updated 2 years ago
• xupgit / Zynq-Design-using-Vivado
  This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.
  ☆79Updated last year
• thedatabusdotio / fpga-ml-accelerator
  This repository hosts the code for an FPGA based accelerator for convolutional neural networks
  ☆126Updated 4 months ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆304Updated 2 years ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆597Updated 3 weeks ago
• Xilinx / PYNQ-BOT
  ☆26Updated 6 years ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆505Updated 2 months ago
• keyonhome / AXI4_LiteIP
  A verilog FPGA Interface for AXI4_Lite from Slave side
  ☆10Updated 4 years ago
• Xilinx / PYNQ_RFSOC_Workshop
  Open-sourcing the PYNQ & RFSoC workshop materials
  ☆56Updated 4 years ago
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆294Updated this week
• drichmond / PYNQ-HLS
  A Tutorial on Putting High-Level Synthesis cores in PYNQ
  ☆102Updated 6 years ago
• Xilinx / PYNQ-ComputerVision
  Computer Vision Overlays on Pynq
  ☆174Updated 5 years ago
• karthisugumar / CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2
  A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…
  ☆129Updated 4 years ago
• gewuek / vitis_ai_custom_platform_flow
  This project is trying to create a base vitis platform to run with DPU
  ☆47Updated 4 years ago
• manoharvhr / PYNQ-Torch
  PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform
  ☆66Updated 4 years ago
• Xilinx / Vivado-Design-Tutorials
  ☆155Updated last month