Alternatives and similar repositories for LectureContents

Users that are interested in LectureContents are comparing it to the libraries listed below

• KHWeb19 / Homework
  과제는 여기에 제출합니다.
  ☆25Updated 3 years ago
• EDDI-RobotAcademy / SDC-AI-LectureNotes
  It's for SDC-AI Lecture Notes
  ☆15Updated last year
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆231Updated 3 months ago
• Xilinx / Vitis-In-Depth-Tutorial
  ☆117Updated 4 years ago
• thedatabusdotio / fpga-ml-accelerator
  This repository hosts the code for an FPGA based accelerator for convolutional neural networks
  ☆168Updated last year
• Xilinx / Vitis_Embedded_Platform_Source
  ☆133Updated 3 weeks ago
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆209Updated last month
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆568Updated 2 months ago
• Xilinx / Vivado-Design-Tutorials
  ☆234Updated 3 months ago
• amiq-consulting / CNN-using-HLS
  Convolutional Neural Network Using High Level Synthesis
  ☆89Updated 5 years ago
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆230Updated 8 years ago
• Xilinx / XilinxBoardStore
  ☆306Updated this week
• Xilinx / PYNQ-HelloWorld
  This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.
  ☆109Updated 3 years ago
• Avnet / Ultra96-PYNQ
  Board files to build Ultra 96 PYNQ image
  ☆157Updated 2 months ago
• gewuek / vitis_ai_custom_platform_flow
  This project is trying to create a base vitis platform to run with DPU
  ☆48Updated 5 years ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆368Updated last week
• agalimberti / NoCRouter
  RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni
  ☆133Updated 7 years ago
• drichmond / PYNQ-HLS
  A Tutorial on Putting High-Level Synthesis cores in PYNQ
  ☆107Updated 7 years ago
• djtfoo / lenet5-verilog
  A Verilog design of LeNet-5, a Convolutional Neural Network architecture
  ☆35Updated 5 years ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆369Updated 9 months ago
• roo16kie / MAC_Verilog
  Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .
  ☆12Updated 6 years ago
• Avnet / bdf
  Avnet Board Definition Files
  ☆135Updated last month
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆331Updated 9 months ago
• Xilinx / PYNQ-BOT
  ☆29Updated 7 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆296Updated last month
• HWAC-DL / hwac_object_tracker
  FPGA accelerated TinyYOLO v2 object detection neural network
  ☆74Updated 7 years ago
• freecores / dma_axi
  AXI DMA 32 / 64 bits
  ☆122Updated 11 years ago
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆132Updated 4 years ago
• Xilinx / PYNQ_Composable_Pipeline
  PYNQ Composabe Overlays
  ☆73Updated last year
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆735Updated 4 months ago