Alternatives and similar repositories for Homework

Users that are interested in Homework are comparing it to the libraries listed below

• KHWeb19 / LectureContents
  수업 자료는 모두 여기에 업로드 됩니다.
  ☆26Updated 3 years ago
• EDDI-RobotAcademy / SDC-AI-LectureNotes
  It's for SDC-AI Lecture Notes
  ☆15Updated last year
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆241Updated 5 months ago
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆213Updated 3 weeks ago
• gewuek / vitis_ai_custom_platform_flow
  This project is trying to create a base vitis platform to run with DPU
  ☆49Updated 5 years ago
• Xilinx / XilinxBoardStore
  ☆312Updated this week
• Avnet / Ultra96-PYNQ
  Board files to build Ultra 96 PYNQ image
  ☆157Updated 4 months ago
• amiq-consulting / CNN-using-HLS
  Convolutional Neural Network Using High Level Synthesis
  ☆90Updated 5 years ago
• Xilinx / Vivado-Design-Tutorials
  ☆248Updated last week
• Xilinx / PYNQ-HelloWorld
  This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.
  ☆107Updated 3 years ago
• thedatabusdotio / fpga-ml-accelerator
  This repository hosts the code for an FPGA based accelerator for convolutional neural networks
  ☆180Updated last year
• Xilinx / Vitis-In-Depth-Tutorial
  ☆117Updated 4 years ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆582Updated last month
• roo16kie / MAC_Verilog
  Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .
  ☆14Updated 6 years ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆334Updated last year
• lirui-shanghaitech / CNN-Accelerator-VLSI
  Convolutional accelerator kernel, target ASIC & FPGA
  ☆242Updated 2 years ago
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆238Updated 8 years ago
• drichmond / PYNQ-HLS
  A Tutorial on Putting High-Level Synthesis cores in PYNQ
  ☆107Updated 7 years ago
• MakarenaLabs / Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow
  Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.
  ☆31Updated 5 years ago
• Xilinx / Vitis_Embedded_Platform_Source
  ☆137Updated 2 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆310Updated 4 months ago
• Avnet / bdf
  Avnet Board Definition Files
  ☆140Updated 3 weeks ago
• abdelazeem201 / ASIC-implementation-of-AES
  Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…
  ☆22Updated 4 years ago
• luunguyen97 / DPU-TRD-ZCU104
  ☆15Updated 4 years ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆758Updated 2 weeks ago
• cathalmccabe / PYNQ_tutorials
  ☆104Updated 2 years ago
• HWAC-DL / hwac_object_tracker
  FPGA accelerated TinyYOLO v2 object detection neural network
  ☆76Updated 7 years ago
• Xilinx / PYNQ_Workshop
  ☆464Updated last year
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆374Updated last year
• djtfoo / lenet5-verilog
  A Verilog design of LeNet-5, a Convolutional Neural Network architecture
  ☆34Updated 5 years ago