KHWeb19 / Homework
과제는 여기에 제출합니다.
☆26Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for Homework
- 수업 자료는 모두 여기에 업로드 됩니다.☆27Updated 2 years ago
- 개인 프로젝트 저장소입니다.☆7Updated 2 years ago
- It's for SDC-AI Lecture Notes☆16Updated 2 months ago
- 수업 자료는 여기에 올립니다.☆23Updated 2 years ago
- DPU on PYNQ☆202Updated 10 months ago
- Vitis HLS Library for FINN☆181Updated this week
- 웹/앱 보충 강의☆13Updated last year
- Implementation of CNN using Verilog☆188Updated 7 years ago
- ☆116Updated 3 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆94Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆37Updated 2 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆128Updated 5 months ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- Avnet Board Definition Files☆125Updated this week
- Zynq-7000 DPU TRD☆43Updated 5 years ago
- PYNQ, Neural network Language model, Overlay☆102Updated 5 years ago
- PYNQ Composabe Overlays☆67Updated 5 months ago
- Vitis_Accel_Examples☆506Updated last week
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆102Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆122Updated 3 years ago
- ☆258Updated last week
- Board files to build Ultra 96 PYNQ image☆152Updated 2 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆168Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆161Updated 8 months ago
- A convolutional neural network implemented in hardware (verilog)☆152Updated 7 years ago
- ☆599Updated last week
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆173Updated 7 years ago
- 3 layern artificial ANN to recognize handwritten digits and implement in FPGA☆8Updated 3 years ago