Alternatives and similar repositories for Homework:

Users that are interested in Homework are comparing it to the libraries listed below

• KHWeb19 / LectureContents
  수업 자료는 모두 여기에 업로드 됩니다.
  ☆27Updated 2 years ago
• KHWeb19 / PersonalProject
  개인 프로젝트 저장소입니다.
  ☆7Updated 2 years ago
• EDDI-RobotAcademy / SDC-AI-LectureNotes
  It's for SDC-AI Lecture Notes
  ☆16Updated 6 months ago
• EDDI-WebAppAcademy / LectureNotes
  수업 자료는 여기에 올립니다.
  ☆22Updated 2 years ago
• EDDI-RobotAcademy / supplement-lecture
  웹/앱 보충 강의
  ☆13Updated last year
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆209Updated last year
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆527Updated last week
• EDDI-WebAppAcademy / Documents
  소프트웨어 설치와 관련한 기본적인 설정 문서들
  ☆20Updated 2 years ago
• EDDI-RobotAcademy / WebAppPersonalProject
  웹/앱 과정 개인 프로젝트
  ☆19Updated last year
• Xilinx / Vivado-Design-Tutorials
  ☆179Updated last month
• Avnet / bdf
  Avnet Board Definition Files
  ☆130Updated last month
• Xilinx / Vitis-In-Depth-Tutorial
  ☆116Updated 3 years ago
• Avnet / Ultra96-PYNQ
  Board files to build Ultra 96 PYNQ image
  ☆154Updated 2 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆235Updated last year
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆207Updated 7 years ago
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆190Updated this week
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆648Updated 3 months ago
• Xilinx / XilinxBoardStore
  ☆274Updated 2 weeks ago
• Xilinx / Vitis_Embedded_Platform_Source
  ☆122Updated 3 months ago
• thedatabusdotio / fpga-ml-accelerator
  This repository hosts the code for an FPGA based accelerator for convolutional neural networks
  ☆142Updated 8 months ago
• amiq-consulting / CNN-using-HLS
  Convolutional Neural Network Using High Level Synthesis
  ☆84Updated 4 years ago
• Xilinx / PYNQ-HelloWorld
  This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.
  ☆100Updated 2 years ago
• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆195Updated 10 months ago
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆577Updated this week
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆314Updated last month
• Xilinx / PYNQ_Workshop
  ☆413Updated 5 months ago
• HWAC-DL / hwac_object_tracker
  FPGA accelerated TinyYOLO v2 object detection neural network
  ☆69Updated 6 years ago
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆116Updated 3 years ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆326Updated last month
• freecores / dma_axi
  AXI DMA 32 / 64 bits
  ☆109Updated 10 years ago