ljthink / zynq_tdcLinks
High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC
☆10Updated 5 years ago
Alternatives and similar repositories for zynq_tdc
Users that are interested in zynq_tdc are comparing it to the libraries listed below
Sorting:
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆23Updated 8 years ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Updated last year
- ☆22Updated 10 years ago
- LC6500DMD python control☆11Updated 9 years ago
- C++ code and MATLAB utilities for loading patterns onto TI DLP Digital Micromirror Device (DMD)☆14Updated 5 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Updated 10 years ago
- Miniature 8GHz FMCW Radar☆12Updated 9 years ago
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆12Updated 4 years ago
- Program to calculate the complex conductivity, complex dieletric constant and complex refractive index from the time domain terahertz spe…☆10Updated 5 years ago
- PID controller with FPGA hardware☆20Updated 6 years ago
- ☆15Updated 9 years ago
- SEA-S7_gesture recognition☆17Updated 5 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆42Updated 3 years ago
- 基于USB2.0 的数据采集卡☆20Updated 6 years ago
- Implementation of tappped delay line TDC on FPGA☆13Updated 3 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆70Updated 4 years ago
- Fixed Point Kalman filter for fpga☆23Updated 5 years ago
- Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA.☆32Updated 5 years ago
- ☆10Updated 10 years ago
- Design, fabrication, and assembly files for CMOS imaging sensor PCB☆15Updated 8 years ago
- FPGA based 30ps RMS TDCs☆91Updated 7 years ago
- Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and S…☆15Updated 11 years ago
- Verilog implementation of a tapped delay line TDC☆46Updated 7 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆68Updated 10 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆20Updated 2 years ago
- Transform the Red Pitaya in an acquisition card☆35Updated 4 years ago
- FPGA纯逻辑实现modbus通信☆22Updated 3 years ago
- FPGA-Based Logic Analyzer☆13Updated 9 years ago
- An oscilloscope written for the Mojo V3, a Spartan-6 based FPGA☆11Updated 8 years ago
- 蚂蚁S9矿板移植pynq2.5☆36Updated 5 years ago