ljthink / zynq_tdc
High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC
☆9Updated 4 years ago
Alternatives and similar repositories for zynq_tdc:
Users that are interested in zynq_tdc are comparing it to the libraries listed below
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆21Updated 7 years ago
- Verilog implementation of a tapped delay line TDC☆39Updated 6 years ago
- SEA-S7_gesture recognition☆15Updated 4 years ago
- ☆18Updated 9 years ago
- Miniature 8GHz FMCW Radar☆11Updated 9 years ago
- C++ code and MATLAB utilities for loading patterns onto TI DLP Digital Micromirror Device (DMD)☆10Updated 4 years ago
- LC6500DMD python control☆11Updated 8 years ago
- Implementation of tappped delay line TDC on FPGA☆13Updated 2 years ago
- ☆14Updated 8 years ago
- ☆10Updated 2 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆26Updated 4 years ago
- Time to Digital Converter on an FPGA☆14Updated 4 years ago
- 基于USB2.0 的数据采集卡☆17Updated 6 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆20Updated 9 years ago
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Updated 10 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆60Updated 10 years ago
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆11Updated 4 years ago
- ☆14Updated 9 years ago
- FPGA纯逻辑实现modbus通信☆17Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆59Updated 3 years ago
- Project: Precise Measure of time delays in FPGA☆29Updated 7 years ago
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆64Updated last year
- Fixed Point Kalman filter for fpga☆18Updated 4 years ago
- Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA.☆30Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and S…☆14Updated 11 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆39Updated 2 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆16Updated 2 years ago