ChrisZonghaoLi / sky130_ldo_rl
This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.
☆34Updated 6 months ago
Alternatives and similar repositories for sky130_ldo_rl:
Users that are interested in sky130_ldo_rl are comparing it to the libraries listed below
- Circuit release of the MAGICAL project☆30Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated last year
- Intel's Analog Detailed Router☆38Updated 5 years ago
- LAYout with Gridded Objects v2☆55Updated 3 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆16Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆35Updated last year
- ☆28Updated 3 years ago
- SMT-based-STDCELL-Layout-Generator☆16Updated 3 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated 7 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- ☆36Updated 9 months ago
- ☆28Updated 3 months ago
- Open source process design kit for 28nm open process☆46Updated 8 months ago
- ☆32Updated 4 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆23Updated 7 months ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆13Updated 4 years ago
- ☆20Updated 3 years ago
- ☆20Updated 3 years ago
- Reinforcement learning assisted analog layout design flow.☆12Updated 5 months ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆12Updated this week
- Reinforcement learning assisted analog layout design flow.☆18Updated 7 months ago
- A C++ VLSI circuit schematic and layout database library☆14Updated 6 months ago
- ☆16Updated 2 years ago
- awesome-Analog-IC-Design-Automation☆30Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆52Updated 7 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆11Updated 4 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆54Updated 4 years ago
- LAYout with Gridded Objects☆26Updated 4 years ago