9334swjtu / PYNQ_softmax
achieve softmax in PYNQ with heterogeneous computing.
☆63Updated 6 years ago
Alternatives and similar repositories for PYNQ_softmax:
Users that are interested in PYNQ_softmax are comparing it to the libraries listed below
- AXI总线连接器☆96Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆147Updated 5 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- 3×3脉动阵列乘法器☆43Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆90Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated last year
- An LeNet RTL implement onto FPGA☆44Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆177Updated 7 years ago
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆144Updated 9 months ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆156Updated 4 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆185Updated last year
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- ☆104Updated 4 years ago
- AXI协议规范中文翻译版☆141Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆15Updated 6 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆14Updated 10 months ago
- ARM中通过APB总线连接的UART模块☆63Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆93Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- ☆141Updated last month
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆194Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆33Updated 2 years ago
- 数字IC秋招项目、手撕代码☆34Updated 11 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆138Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆197Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆68Updated last week
- Convolutional Neural Network RTL-level Design☆48Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago