9334swjtu / PYNQ_softmaxView external linksLinks
achieve softmax in PYNQ with heterogeneous computing.
☆67Nov 1, 2018Updated 7 years ago
Alternatives and similar repositories for PYNQ_softmax
Users that are interested in PYNQ_softmax are comparing it to the libraries listed below
Sorting:
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 4 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆14Apr 23, 2017Updated 8 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- ☆15Jun 27, 2024Updated last year
- This is a demo for still image compression application☆14Apr 14, 2018Updated 7 years ago
- http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019☆12Jun 7, 2019Updated 6 years ago
- ☆15May 9, 2020Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆14Nov 1, 2018Updated 7 years ago
- ☆153Dec 6, 2025Updated 2 months ago
- UVM candy lover testbench which uses YASA as simulation script☆17Apr 17, 2020Updated 5 years ago
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆19Mar 6, 2021Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆180Dec 14, 2019Updated 6 years ago
- System verilog register model for uvm testbenches.☆21Aug 29, 2018Updated 7 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆32Aug 13, 2024Updated last year
- ☆46Apr 8, 2023Updated 2 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆22Oct 22, 2019Updated 6 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆20Aug 14, 2021Updated 4 years ago
- ☆48Aug 23, 2021Updated 4 years ago
- AXI总线连接器☆105Mar 26, 2020Updated 5 years ago
- svlib from http://www.verilab.com/resources/svlib/☆24Jun 2, 2020Updated 5 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆191Jul 23, 2018Updated 7 years ago
- PYNQ学习资料☆174Nov 28, 2019Updated 6 years ago
- IMAGE PROCESSING ON XILINX PYNQ Z2 (CANNY, SOBEL)☆27Jan 17, 2022Updated 4 years ago
- The second place winner for DAC-SDC 2020☆99Apr 23, 2022Updated 3 years ago
- 中文：☆108Nov 29, 2019Updated 6 years ago
- FPGA☆159Jun 29, 2024Updated last year
- PSAS Standard Operating Procedures and launch day instructions☆14Aug 5, 2020Updated 5 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆90Sep 12, 2018Updated 7 years ago
- Official code of the paper "Learning to Reduce Information Bottleneck for Object Detection in Aerial Images"☆11Jul 31, 2023Updated 2 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 4 years ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆34Nov 3, 2019Updated 6 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆77Nov 6, 2023Updated 2 years ago
- Verilog AXI components for FPGA implementation☆1,952Feb 27, 2025Updated 11 months ago
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 12 years ago
- ☆229Mar 21, 2021Updated 4 years ago
- FPGA 同步FIFO与异步FIFO☆32Feb 26, 2019Updated 6 years ago