achieve softmax in PYNQ with heterogeneous computing.
☆67Nov 1, 2018Updated 7 years ago
Alternatives and similar repositories for PYNQ_softmax
Users that are interested in PYNQ_softmax are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 5 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 8 years ago
- This is a demo for still image compression application☆15Apr 14, 2018Updated 8 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆14Apr 23, 2017Updated 9 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Sep 2, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆154Mar 9, 2026Updated 6 months ago
- IMAGE PROCESSING ON XILINX PYNQ Z2 (CANNY, SOBEL)☆28Jan 17, 2022Updated 4 years ago
- FPGA 同步FIFO与异步FIFO☆32Feb 26, 2019Updated 7 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆18Sep 21, 2025Updated last year
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆19Mar 6, 2021Updated 5 years ago
- ☆15Jun 27, 2024Updated 2 years ago
- ☆50Apr 8, 2023Updated 3 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆625May 15, 2018Updated 8 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The second place winner for DAC-SDC 2020☆101Apr 23, 2022Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆186Dec 14, 2019Updated 6 years ago
- Official code of the paper "Learning to Reduce Information Bottleneck for Object Detection in Aerial Images"☆11Jul 31, 2023Updated 3 years ago
- ☆14Dec 17, 2015Updated 10 years ago
- AXI总线连接器☆110Mar 26, 2020Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆59May 10, 2021Updated 5 years ago
- A human detection system is developed on Matlab and FPGA: The 130x66 RGB pixels of static input image was attracted features and classifi…☆12Jan 5, 2023Updated 3 years ago
- http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019☆12Jun 7, 2019Updated 7 years ago
- Open-source RTL IP developement for IIR/FIR filters in SystemVerilog, along with the C model and verification IP in UVM☆15Jul 8, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RTL, Cmodel, and testbench for NVDLA☆2,166Mar 2, 2022Updated 4 years ago
- ☆48Aug 23, 2021Updated 5 years ago
- ☆37May 29, 2021Updated 5 years ago
- Example Codes for Snorkeling in Verilog Bay☆17Sep 9, 2016Updated 10 years ago
- System verilog register model for uvm testbenches.☆21Aug 29, 2018Updated 8 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆119Feb 22, 2021Updated 5 years ago
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 13 years ago
- Verilog AXI components for FPGA implementation☆2,143Feb 27, 2025Updated last year
- FPGA☆159Jun 29, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- 中文：☆110Nov 29, 2019Updated 6 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆20Oct 10, 2024Updated last year
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆39Feb 4, 2021Updated 5 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆93Sep 12, 2018Updated 8 years ago
- Structured Binary Neural Networks for Image Recognition☆16Oct 12, 2022Updated 3 years ago