9334swjtu / PYNQ_softmaxLinks
achieve softmax in PYNQ with heterogeneous computing.
☆65Updated 6 years ago
Alternatives and similar repositories for PYNQ_softmax
Users that are interested in PYNQ_softmax are comparing it to the libraries listed below
Sorting:
- AXI总线连接器☆104Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆229Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆172Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 5 months ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆119Updated 12 years ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- ☆42Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆15Updated 6 years ago
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆166Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆160Updated 6 years ago
- IC Verification & SV Demo☆54Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- ☆119Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- ☆149Updated last month
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆57Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆199Updated 11 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆167Updated 2 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆241Updated 6 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆45Updated 2 years ago