9334swjtu / PYNQ_softmaxLinks
achieve softmax in PYNQ with heterogeneous computing.
☆63Updated 6 years ago
Alternatives and similar repositories for PYNQ_softmax
Users that are interested in PYNQ_softmax are comparing it to the libraries listed below
Sorting:
- AXI总线连接器☆97Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- ☆111Updated 4 years ago
- AXI协议规范中文翻译版☆151Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆15Updated 6 years ago
- ☆39Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- ☆145Updated this week
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- some interesting demos for starters☆81Updated 2 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆153Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆178Updated 7 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- this repository is vim cfg for verilog.☆48Updated 10 months ago
- IC Verification & SV Demo☆54Updated 3 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- Some useful documents of Synopsys☆72Updated 3 years ago
- verilog实现systolic array及配套IO☆8Updated 6 months ago