mjosaarinen / lwaes_isaLinks
[HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
☆36Updated 4 years ago
Alternatives and similar repositories for lwaes_isa
Users that are interested in lwaes_isa are comparing it to the libraries listed below
Sorting:
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago
- HW Design Collateral for Caliptra RoT IP☆113Updated this week
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆28Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆58Updated last week
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆34Updated last year
- RISC-V Configuration Structure☆41Updated 11 months ago
- ☆80Updated last year
- An open-source custom cache generator.☆34Updated last year
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- True Random Number Generator core implemented in Verilog.☆76Updated 5 years ago
- ☆25Updated 7 months ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Updated 4 years ago
- Open Source AES☆31Updated 2 weeks ago
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- ☆18Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Advanced Debug Interface☆14Updated 9 months ago
- RISC-V Nexus Trace TG documentation and reference code☆53Updated 9 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago