UVM candy lover testbench which uses YASA as simulation script
☆17Apr 17, 2020Updated 6 years ago
Alternatives and similar repositories for uvm_candy_lover
Users that are interested in uvm_candy_lover are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UVM verification kits which uses YASA as simulation script☆18Dec 10, 2019Updated 6 years ago
- ☆12May 31, 2016Updated 9 years ago
- Jude's vimrc for DV work(fine tuning for SV/UVM)☆21Mar 12, 2024Updated 2 years ago
- Yet Another Simulation Architecture☆81Sep 17, 2020Updated 5 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- generate UVM testbench using python☆28Mar 24, 2018Updated 8 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆14Apr 23, 2017Updated 9 years ago
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 7 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Jan 13, 2021Updated 5 years ago
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 3 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- A complete UVM verification testbench for FIFO☆14Mar 21, 2016Updated 10 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- The source code of blog☆14Dec 12, 2021Updated 4 years ago
- Generate UVM register model from compiled SystemRDL input☆61Nov 25, 2025Updated 6 months ago
- ☆37Mar 3, 2016Updated 10 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 9 years ago
- The UVM written in Python☆17Dec 26, 2025Updated 5 months ago
- Awesome ASIC design verification☆358Feb 9, 2022Updated 4 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 6 years ago
- uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol☆21Feb 7, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019☆12Jun 7, 2019Updated 6 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆34Feb 7, 2025Updated last year
- Just A Really Very Impressive Systemverilog UVM Kit☆18Dec 17, 2020Updated 5 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 8 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- This is the main repository for all the examples for the book Practical UVM☆222Oct 21, 2020Updated 5 years ago
- Download proccedings from DVCon☆24Mar 29, 2026Updated 2 months ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆21Dec 8, 2012Updated 13 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Implementation of a proposed method to improve constrained random simulation☆17Feb 22, 2019Updated 7 years ago
- amba3 apb/axi vip☆52Feb 24, 2015Updated 11 years ago
- A simple UVM example with DPI☆47Aug 7, 2017Updated 8 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- UVM VIP architecture generator☆21Aug 24, 2020Updated 5 years ago
- Code for the second edition of Advanced UVM.☆33Jan 28, 2017Updated 9 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 7 months ago