zhajio1988 / uvm_candy_lover
UVM candy lover testbench which uses YASA as simulation script
☆15Updated 4 years ago
Related projects: ⓘ
- UVM verification kits which uses YASA as simulation script☆13Updated 4 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆28Updated 4 years ago
- soc integration script and integration smoke script☆21Updated 2 years ago
- UVM VIP architecture generator☆16Updated 4 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆30Updated 4 years ago
- UVM register utility generation by inputting xls table☆33Updated last year
- generate UVM testbench using python☆26Updated 6 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆24Updated last year
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- Verification IP for APB protocol☆23Updated 4 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆15Updated 3 years ago
- UVM resource from github, run simulation use YASAsim flow☆24Updated 4 years ago
- Verification IP for APB protocol☆55Updated 3 years ago
- CORE-V MCU UVM Environment and Test Bench☆16Updated 2 months ago
- ☆33Updated 10 months ago
- an open source uvm verification platform for e200 (riscv)☆26Updated 6 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆27Updated 4 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆14Updated 7 years ago
- JSON lib in Systemverilog☆42Updated 2 years ago
- Verification IP for SPI protocol☆16Updated 4 years ago
- uvm auto generator☆22Updated 6 years ago
- ☆20Updated 3 years ago
- Verification IP for I2C protocol☆36Updated 3 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆13Updated 2 months ago
- Sample UVM code for axi ram dut☆27Updated 2 years ago
- System Verilog and Emulation. Written all the five channels.☆31Updated 7 years ago
- UART design in SV and verification using UVM and SV☆38Updated 4 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆33Updated 4 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆66Updated 4 years ago
- UVM Testbench For SystemVerilog Combinator Implementation☆50Updated 7 years ago