zhajio1988 / uvm_candy_lover

Related projects ⓘ

Alternatives and complementary repositories for uvm_candy_lover

• jiacaiyuan / uvm-generator
  UVM Auto Generate ; Verify Project Build; Verilog Instance
  ☆30Updated 4 years ago
• zhajio1988 / YasaUvk
  UVM verification kits which uses YASA as simulation script
  ☆13Updated 4 years ago
• dpc525 / uvm_tb_gen
  generate UVM testbench using python
  ☆26Updated 6 years ago
• hengfengzhang / soc
  soc integration script and integration smoke script
  ☆21Updated 2 years ago
• seabeam / yuu_register_productor
  UVM register utility generation by inputting xls table
  ☆34Updated last year
• zhajio1988 / ExtremeDV_UVM
  UVM resource from github, run simulation use YASAsim flow
  ☆26Updated 4 years ago
• seabeam / yuu_apb
  UVM APB VIP, part of AMBA3&AMBA4 feature supported
  ☆29Updated 4 years ago
• wenxuan-hu / SSRL_work
  work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework
  ☆27Updated last year
• Gateway91 / AHB-APB_Bridge_UVM_Env
  AHB-APB UVM Verification Environment
  ☆17Updated 9 years ago
• panweitao / riscvv
  an open source uvm verification platform for e200 (riscv)
  ☆26Updated 6 years ago
• darthsider / UART
  UART design in SV and verification using UVM and SV
  ☆37Updated 4 years ago
• smartfoxdata / uvm_axi4lite
  uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol
  ☆16Updated 7 years ago
• muneebullashariff / spi_vip
  Verification IP for SPI protocol
  ☆16Updated 4 years ago
• darwinbeing / EasierUVM
  DOULOS Easier UVM Code Generator
  ☆26Updated 7 years ago
• Lampro-Mellon / apb-uart-uvm-env
  ☆34Updated last year
• troyguo / dvcon_download
  Download proccedings from DVCon
  ☆21Updated 3 years ago
• avashist003 / UVM_Verification
  Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence
  ☆28Updated 4 years ago
• PacoReinaCampo / SoC-DV
  System on Chip verified with UVM/OSVVM/FV
  ☆23Updated 3 weeks ago
• Anjali-287 / SPI-Interface
  UVM Testbench to verify serial transmission of data between SPI master and slave
  ☆34Updated 4 years ago
• Juniper / simple_reg_model
  System verilog register model for uvm testbenches.
  ☆18Updated 6 years ago
• doswellf / combinator-uvm
  UVM Testbench For SystemVerilog Combinator Implementation
  ☆51Updated 7 years ago
• JakodYuan / SVK-AMBA-VIP
  Simple AMBA VIP, Include axi/ahb/apb
  ☆14Updated 4 months ago
• muneebullashariff / i2c_vip
  Verification IP for I2C protocol
  ☆36Updated 3 years ago
• muneebullashariff / axi4_vip
  Verification IP for APB protocol
  ☆56Updated 3 years ago
• hjking / uvm_gen
  UVM Generator
  ☆43Updated 6 months ago
• wanderingnail / AXI_DMA
  ☆16Updated 2 years ago
• muneebullashariff / apb_vip
  Verification IP for APB protocol
  ☆25Updated 4 years ago
• zhajio1988 / Open_RegModel
  Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.
  ☆66Updated 5 years ago
• seabeam / yuu_vip_gen
  UVM VIP architecture generator
  ☆17Updated 4 years ago
• mingzhang952 / uvm_auto
  uvm auto generator
  ☆22Updated 6 years ago