zhajio1988 / uvm_candy_loverLinks
UVM candy lover testbench which uses YASA as simulation script
☆17Updated 5 years ago
Alternatives and similar repositories for uvm_candy_lover
Users that are interested in uvm_candy_lover are comparing it to the libraries listed below
Sorting:
- soc integration script and integration smoke script☆24Updated 3 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆25Updated 6 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆33Updated 5 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Updated 13 years ago
- generate UVM testbench using python☆28Updated 7 years ago
- Verification IP for SPI protocol☆20Updated 5 years ago
- UVM register utility generation by inputting xls table☆39Updated 2 years ago
- UVM resource from github, run simulation use YASAsim flow☆32Updated 5 years ago
- ☆48Updated 2 years ago
- UVM verification kits which uses YASA as simulation script☆17Updated 6 years ago
- UVM examples☆13Updated 10 years ago
- ☆26Updated 4 years ago
- a very simple risc_cpu verification demo with uvm☆26Updated 6 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆73Updated 6 years ago
- Verification IP for APB protocol☆73Updated 5 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Updated 8 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆31Updated 11 months ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆35Updated 5 years ago
- Verification IP for APB protocol☆30Updated 5 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆37Updated 3 years ago
- Verification IP for I2C protocol☆51Updated 4 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆48Updated 5 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆38Updated 5 years ago
- DOULOS Easier UVM Code Generator☆37Updated 8 years ago
- ☆20Updated 3 years ago
- AHB to APB Bridge VIP☆31Updated 6 years ago
- UVM Generator☆48Updated last year
- Yet Another Simulation Architecture☆78Updated 5 years ago
- uvm auto generator☆24Updated 7 years ago