zhajio1988 / uvm_candy_loverView external linksLinks
UVM candy lover testbench which uses YASA as simulation script
☆17Apr 17, 2020Updated 5 years ago
Alternatives and similar repositories for uvm_candy_lover
Users that are interested in uvm_candy_lover are comparing it to the libraries listed below
Sorting:
- ☆11May 31, 2016Updated 9 years ago
- UVM verification kits which uses YASA as simulation script☆17Dec 10, 2019Updated 6 years ago
- Yet Another Simulation Architecture☆79Sep 17, 2020Updated 5 years ago
- Jude's vimrc for DV work(fine tuning for SV/UVM)☆21Mar 12, 2024Updated last year
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- generate UVM testbench using python☆28Mar 24, 2018Updated 7 years ago
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 5 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆14Apr 23, 2017Updated 8 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Jan 13, 2021Updated 5 years ago
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 3 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- The source code of blog☆14Dec 12, 2021Updated 4 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Aug 8, 2017Updated 8 years ago
- A complete UVM verification testbench for FIFO☆13Mar 21, 2016Updated 9 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 8 years ago
- http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019☆12Jun 7, 2019Updated 6 years ago
- ☆37Mar 3, 2016Updated 9 years ago
- The UVM written in Python☆17Dec 26, 2025Updated last month
- Just A Really Very Impressive Systemverilog UVM Kit☆18Dec 17, 2020Updated 5 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- A simple UVM example with DPI☆45Aug 7, 2017Updated 8 years ago
- UVM Generator☆50May 9, 2024Updated last year
- uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol☆21Feb 7, 2025Updated last year
- UVM VIP architecture generator☆20Aug 24, 2020Updated 5 years ago
- This is the main repository for all the examples for the book Practical UVM☆216Oct 21, 2020Updated 5 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆25Nov 24, 2019Updated 6 years ago
- amba3 apb/axi vip☆53Feb 24, 2015Updated 10 years ago
- 根据最近看的一本书编写的对应RTL以及Testbench☆20Mar 12, 2017Updated 8 years ago
- Generate UVM register model from compiled SystemRDL input☆60Nov 25, 2025Updated 2 months ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- Awesome ASIC design verification☆341Feb 9, 2022Updated 4 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆32Feb 7, 2025Updated last year
- Download proccedings from DVCon☆22Jun 9, 2021Updated 4 years ago
- svlib from http://www.verilab.com/resources/svlib/☆24Jun 2, 2020Updated 5 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆191Jul 23, 2018Updated 7 years ago