cam-n / human-detection-hog-svm
A human detection system is developed on Matlab and FPGA: The 130x66 RGB pixels of static input image was attracted features and classified with/without human by using Histogram of Oriented Gradient (HOG) and Support Vector Machine (SVM) algorithm, respectively.
☆10Updated 2 years ago
Alternatives and similar repositories for human-detection-hog-svm:
Users that are interested in human-detection-hog-svm are comparing it to the libraries listed below
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆12Updated 2 years ago
- 位宽和深度可定制的异步FIFO☆12Updated 7 months ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆11Updated 3 months ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆23Updated 3 years ago
- 基于FPGA的FFT☆12Updated 5 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- ☆23Updated 3 years ago
- ☆18Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- DMA core compatible with AHB3-Lite☆10Updated 5 years ago
- ☆14Updated 2 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆10Updated 3 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆10Updated 4 years ago
- ☆9Updated 4 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 5 years ago
- FIR，FFT based on Verilog☆13Updated 7 years ago
- Design and UVM-TB of RISC -V Microprocessor☆14Updated 6 months ago
- ☆16Updated 5 years ago
- UVM Testbench for synchronus fifo☆16Updated 4 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆20Updated 2 years ago
- ☆11Updated last year
- ☆17Updated 9 years ago
- RTL code of some arbitration algorithm☆13Updated 5 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆12Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆36Updated 7 years ago
- Router 1 x 3 verilog implementation☆13Updated 3 years ago