cam-n / human-detection-hog-svm
A human detection system is developed on Matlab and FPGA: The 130x66 RGB pixels of static input image was attracted features and classified with/without human by using Histogram of Oriented Gradient (HOG) and Support Vector Machine (SVM) algorithm, respectively.
☆9Updated last year
Related projects ⓘ
Alternatives and complementary repositories for human-detection-hog-svm
- 基于FPGA的FFT☆12Updated 5 years ago
- 位宽和深度可定制的异步FIFO☆12Updated 5 months ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆12Updated 2 years ago
- DMA core compatible with AHB3-Lite☆10Updated 5 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆23Updated 3 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆17Updated 5 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- ☆18Updated 2 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 5 years ago
- ☆21Updated 3 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆10Updated 3 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 3 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆9Updated last year
- ☆14Updated 2 years ago
- UVM Testbench for synchronus fifo☆15Updated 4 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 6 years ago
- ☆10Updated last year
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆20Updated 2 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- ☆16Updated 5 years ago
- Build an open source, extremely simple DMA.☆19Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆16Updated 6 years ago
- FIR，FFT based on Verilog☆13Updated 6 years ago
- Design and UVM-TB of RISC -V Microprocessor☆13Updated 4 months ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆45Updated 4 years ago
- CORDIC VLSI-IP for deep learning activation functions☆13Updated 5 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆12Updated 5 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago