cam-n / human-detection-hog-svm
A human detection system is developed on Matlab and FPGA: The 130x66 RGB pixels of static input image was attracted features and classified with/without human by using Histogram of Oriented Gradient (HOG) and Support Vector Machine (SVM) algorithm, respectively.
☆10Updated 2 years ago
Alternatives and similar repositories for human-detection-hog-svm:
Users that are interested in human-detection-hog-svm are comparing it to the libraries listed below
- 位宽和深度可定制的异步FIFO☆12Updated 8 months ago
- ☆18Updated 2 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆11Updated 4 months ago
- DMA core compatible with AHB3-Lite☆10Updated 5 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆12Updated 2 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆24Updated 3 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- 基于FPGA的FFT☆12Updated 6 years ago
- ☆14Updated 2 years ago
- ☆24Updated 3 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆10Updated 4 years ago
- ☆16Updated 5 years ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 7 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆20Updated 2 years ago
- FIR，FFT based on Verilog☆13Updated 7 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆45Updated 4 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆35Updated 7 years ago
- AXI4 with a FIFO integrated with VIP☆15Updated 11 months ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆12Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆17Updated 6 years ago
- ☆9Updated 4 years ago
- ☆16Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆36Updated 2 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- ☆11Updated 5 years ago
- RTL code of some arbitration algorithm☆13Updated 5 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆12Updated 6 years ago