cam-n / human-detection-hog-svm
A human detection system is developed on Matlab and FPGA: The 130x66 RGB pixels of static input image was attracted features and classified with/without human by using Histogram of Oriented Gradient (HOG) and Support Vector Machine (SVM) algorithm, respectively.
☆11Updated 2 years ago
Alternatives and similar repositories for human-detection-hog-svm:
Users that are interested in human-detection-hog-svm are comparing it to the libraries listed below
- 位宽和深度可定制的异步FIFO☆13Updated 11 months ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- 基于FPGA的FFT☆13Updated 6 years ago
- ☆25Updated 3 years ago
- ☆19Updated 2 years ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 7 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- Design and UVM-TB of RISC -V Microprocessor☆18Updated 10 months ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆13Updated 2 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- ☆14Updated 2 years ago
- FIR,FFT based on Verilog☆13Updated 7 years ago
- AXI4 with a FIFO integrated with VIP☆18Updated last year
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆24Updated 3 years ago
- ☆16Updated 6 years ago
- ☆17Updated 10 years ago
- 文档编写☆12Updated 4 years ago
- ☆9Updated 4 years ago
- ☆19Updated 2 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆19Updated 5 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 5 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆9Updated 3 years ago
- ☆19Updated 6 years ago