marsiau / PYNQ-RTL-SDRLinks
A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR
☆22Updated 5 years ago
Alternatives and similar repositories for PYNQ-RTL-SDR
Users that are interested in PYNQ-RTL-SDR are comparing it to the libraries listed below
Sorting:
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆94Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆120Updated 4 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆44Updated 3 weeks ago
- FPGA based transmitter☆99Updated 8 years ago
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Updated 8 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated this week
- pynq framework for antsdr☆36Updated last year
- Python productivity for RFSoC platforms☆80Updated last week
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- ☆30Updated 4 years ago
- RTL implementation of components for DVB-S2☆126Updated 2 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆41Updated 2 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 8 years ago
- AD9361 based USB3 SDR☆117Updated 8 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- SDK for FPGA / Linux Instruments☆102Updated this week
- MATLAB toolbox for ADI transceiver products☆62Updated 6 months ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 9 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 4 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆53Updated 2 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆74Updated 3 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago