marsiau / PYNQ-RTL-SDR
A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR
☆18Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for PYNQ-RTL-SDR
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆49Updated 3 weeks ago
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Updated 7 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 2 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆64Updated 7 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆36Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 7 months ago
- RFSoC Spectrum Analyser Module on PYNQ.☆69Updated 4 months ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆33Updated this week
- OscillatorIMP ecosystem FPGA IP sources☆25Updated 3 weeks ago
- DPLL for phase-locking to 1PPS signal☆28Updated 8 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated last year
- pynq framework for antsdr☆33Updated 5 months ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆20Updated 11 months ago
- Prototype phase noise analyzer☆18Updated 3 years ago
- Python productivity for RFSoC platforms☆57Updated 6 months ago
- ☆29Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆55Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆20Updated last year
- This is an OOT module for GNU Radio integrating verilog simulation feature☆37Updated 5 years ago
- Extensible FPGA control platform☆54Updated last year
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆42Updated 2 years ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- ☆40Updated 9 months ago
- Digital FM Radio Receiver for FPGA☆60Updated 8 years ago
- The implementation of AD9371 on KC705☆20Updated 4 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- AD9361 based USB3 SDR☆98Updated 7 years ago