marsiau / PYNQ-RTL-SDRLinks
A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR
☆22Updated 6 years ago
Alternatives and similar repositories for PYNQ-RTL-SDR
Users that are interested in PYNQ-RTL-SDR are comparing it to the libraries listed below
Sorting:
- RFSoC Spectrum Analyser Module on PYNQ.☆90Updated last week
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆112Updated 9 years ago
- Python productivity for RFSoC platforms☆87Updated 2 months ago
- An RFSoC Frequency Planner developed using Python.☆32Updated 2 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆47Updated last week
- Digital FM Radio Receiver for FPGA☆64Updated 10 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆127Updated 4 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆26Updated last year
- FPGA based transmitter☆99Updated 8 years ago
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Updated 8 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated last month
- PYNQ example of using the RFSoC as a QPSK transceiver.☆110Updated last week
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Updated last year
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated 2 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆41Updated 3 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆109Updated 5 years ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 8 months ago
- AD9361 based USB3 SDR☆119Updated 8 years ago
- A collection of phase locked loop (PLL) related projects☆116Updated 2 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆26Updated 4 years ago
- RTL implementation of components for DVB-S2