A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR
☆23Oct 22, 2019Updated 6 years ago
Alternatives and similar repositories for PYNQ-RTL-SDR
Users that are interested in PYNQ-RTL-SDR are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- Board files to build the ZCU111 PYNQ image☆21Oct 11, 2022Updated 3 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 2 months ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆24Nov 30, 2018Updated 7 years ago
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- Python productivity for RFSoC platforms☆94Oct 31, 2025Updated 6 months ago
- Board repo for the ZCU216 RFSOC☆32Jun 9, 2022Updated 3 years ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- Integrating MATLAB Code with Hand Written C, C++ or C# Code☆12Jul 11, 2024Updated last year
- Examples showing how to use SWIG to wrap MATLAB Coder generated C and C++ code for other languages☆11Apr 10, 2023Updated 3 years ago
- Demonstration of Automatic Gain Control with PYNQ☆17Jun 28, 2022Updated 3 years ago
- VHDL related news.☆27Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Projects for building MIL-STD-1553 communications devices☆31Aug 7, 2024Updated last year
- RFSoC Spectrum Analyser Module on PYNQ.☆92Jan 28, 2026Updated 4 months ago
- AXI Stream UART (verilog)☆12Oct 3, 2019Updated 6 years ago
- This project acquires the PDM (Pulse Density Modulation) microphone signal using SPI with software CIC(Cascaded Integrator-Comb) filter a…☆14Aug 19, 2017Updated 8 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- QuICK is a universal wrap of QICK.☆13Apr 10, 2026Updated last month
- PYNQ example of using the RFSoC as a QPSK transceiver.☆117Jan 28, 2026Updated 4 months ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Accelerating CNN's convolution operation on GPUs by using memory-efficient data access patterns.☆14Dec 8, 2017Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆24Mar 27, 2022Updated 4 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 8 months ago
- A FRONTEND Interfaces compliant device for the USRP that requires the UHD host code and supporting libraries to be installed☆16Sep 7, 2018Updated 7 years ago
- Simple and fast quantum error correction architecture simulator for the rotated surface code☆13Aug 8, 2021Updated 4 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- ☆12Sep 18, 2023Updated 2 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- Hardware-backed biometric authentication for Flutter. Create cryptographic signatures using device biometrics with keys stored in Secure …☆17May 9, 2026Updated 2 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆16Mar 8, 2026Updated 2 months ago
- Qibo server for Qick☆17Updated this week
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- ☆19Sep 15, 2021Updated 4 years ago
- A collection of Jupyter notebooks for QuTiP simulations☆11Feb 25, 2018Updated 8 years ago
- Embedded facial recognition system involving PYNQ board, Webcam, and HDMI output.☆11May 10, 2018Updated 8 years ago