marsiau / PYNQ-RTL-SDR
A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR
☆20Updated 5 years ago
Alternatives and similar repositories for PYNQ-RTL-SDR:
Users that are interested in PYNQ-RTL-SDR are comparing it to the libraries listed below
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆50Updated last month
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆70Updated 6 months ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆20Updated last year
- Python productivity for RFSoC platforms☆61Updated 7 months ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated last year
- LiteX Accelerator Block for GNU Radio☆24Updated 2 years ago
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Updated 7 years ago
- Extensible FPGA control platform☆55Updated last year
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆64Updated 7 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆32Updated last year
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆37Updated 2 years ago
- The implementation of AD9371 on KC705☆20Updated 4 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆35Updated this week
- ☆40Updated 10 months ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆27Updated last year
- RFSoC QSFP Data Offload Design with GNU Radio☆17Updated last month
- OscillatorIMP ecosystem FPGA IP sources☆26Updated last month
- Demonstration of Automatic Gain Control with PYNQ☆12Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 9 months ago
- A basic Soft(Gate)ware Defined Radio architecture☆76Updated last year
- Repository containing the DSP gateware cores☆12Updated 3 months ago
- ☆30Updated 3 years ago
- DPLL for phase-locking to 1PPS signal☆28Updated 8 years ago
- Prototype phase noise analyzer☆19Updated 4 years ago
- ☆18Updated 3 years ago