marsiau / PYNQ-RTL-SDR
A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR
☆20Updated 5 years ago
Alternatives and similar repositories for PYNQ-RTL-SDR:
Users that are interested in PYNQ-RTL-SDR are comparing it to the libraries listed below
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- The implementation of AD9371 on KC705☆20Updated 4 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Updated 7 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆53Updated this week
- ☆30Updated 4 years ago
- DPLL for phase-locking to 1PPS signal☆31Updated 8 years ago
- An RFSoC Frequency Planner developed using Python.☆24Updated last year
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- Extensible FPGA control platform☆59Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆21Updated last month
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- ☆41Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 weeks ago
- ☆33Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆82Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆76Updated 8 months ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆73Updated 4 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆92Updated 8 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆38Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆46Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆62Updated 2 years ago
- pynq framework for antsdr☆34Updated 9 months ago
- A basic Soft(Gate)ware Defined Radio architecture☆79Updated last year
- RFSoC QSFP Data Offload Design with GNU Radio☆17Updated 4 months ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated this week
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 11 months ago