A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR
☆23Oct 22, 2019Updated 7 years ago
Alternatives and similar repositories for PYNQ-RTL-SDR
Users that are interested in PYNQ-RTL-SDR are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Sep 23, 2026Updated last month
- Board files to build the ZCU111 PYNQ image☆22Oct 11, 2022Updated 4 years ago
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 8 months ago
- Board repo for the ZCU216 RFSOC☆36Jun 9, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆20Sep 15, 2021Updated 5 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆95Oct 28, 2026Updated 2 weeks ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆13Apr 1, 2020Updated 6 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 6 years ago
- Integrating MATLAB Code with Hand Written C, C++ or C# Code☆12Jul 11, 2024Updated 2 years ago
- RTL and python for using the ADAU1761 audio codec on the Pynq-Z2 board from TUL☆13Dec 9, 2020Updated 5 years ago
- VHDL related news.☆27Nov 3, 2026Updated last week
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Snickerdoodle board from krtl with PYNQ☆13Nov 17, 2019Updated 6 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- Simple and fast quantum error correction architecture simulator for the rotated surface code☆13Aug 8, 2021Updated 5 years ago
- This project acquires the PDM (Pulse Density Modulation) microphone signal using SPI with software CIC(Cascaded Integrator-Comb) filter a…☆14Aug 19, 2017Updated 9 years ago
- Examples showing how to use SWIG to wrap MATLAB Coder generated C and C++ code for other languages☆11Apr 10, 2023Updated 3 years ago
- Demonstration of Automatic Gain Control with PYNQ☆17Jun 28, 2022Updated 4 years ago
- AXI Stream UART (verilog)☆13Oct 3, 2019Updated 7 years ago
- Present Crypto Engine in Verilog☆13Feb 27, 2016Updated 10 years ago
- Python productivity for RFSoC platforms☆108Sep 29, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RFSoC QSFP Data Offload Design with GNU Radio☆33Jul 7, 2026Updated 4 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆122Oct 28, 2026Updated 2 weeks ago
- Projects for building MIL-STD-1553 communications devices☆35Aug 7, 2024Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- App Designer library for professional apps building☆14Oct 18, 2021Updated 5 years ago
- Accelerating CNN's convolution operation on GPUs by using memory-efficient data access patterns.☆14Dec 8, 2017Updated 8 years ago
- ☆12Sep 18, 2023Updated 3 years ago
- Provide cuQuantum's cuDensityMat as a backend for QuTiP☆14Jun 29, 2026Updated 4 months ago
- 32-bit soft RISCV processor for FPGA applications☆20Nov 25, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- A wishbone controlled PWM (audio) controller☆19Jan 16, 2024Updated 2 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆40Feb 18, 2024Updated 2 years ago
- RISC-V Vector Matrix Extension☆14Jul 29, 2026Updated 3 months ago
- Autonomous Driving Research and Educational Platform☆15Dec 22, 2021Updated 4 years ago
- Source code of project rover tracks: https://www.thingiverse.com/thing:3112734☆12Sep 27, 2018Updated 8 years ago
Are these results useful?