A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR
☆23Oct 22, 2019Updated 6 years ago
Alternatives and similar repositories for PYNQ-RTL-SDR
Users that are interested in PYNQ-RTL-SDR are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- Board files to build the ZCU111 PYNQ image☆21Oct 11, 2022Updated 3 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated last month
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆23Nov 30, 2018Updated 7 years ago
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- Python productivity for RFSoC platforms☆91Oct 31, 2025Updated 5 months ago
- Board repo for the ZCU216 RFSOC☆32Jun 9, 2022Updated 3 years ago
- Integrating MATLAB Code with Hand Written C, C++ or C# Code☆12Jul 11, 2024Updated last year
- Demonstration of Automatic Gain Control with PYNQ☆17Jun 28, 2022Updated 3 years ago
- Projects for building MIL-STD-1553 communications devices☆30Aug 7, 2024Updated last year
- snickerdoodle Linux☆18Sep 10, 2018Updated 7 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆91Jan 28, 2026Updated 2 months ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Yocto/OpenEmbedded layer showing example recipe☆18Oct 11, 2018Updated 7 years ago
- AXI Stream UART (verilog)☆12Oct 3, 2019Updated 6 years ago
- This project acquires the PDM (Pulse Density Modulation) microphone signal using SPI with software CIC(Cascaded Integrator-Comb) filter a…☆14Aug 19, 2017Updated 8 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆40Feb 18, 2024Updated 2 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- QuICK is a universal wrap of QICK.☆13Apr 10, 2026Updated last week
- App Designer library for professional apps building☆14Oct 18, 2021Updated 4 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆114Jan 28, 2026Updated 2 months ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Accelerating CNN's convolution operation on GPUs by using memory-efficient data access patterns.☆14Dec 8, 2017Updated 8 years ago
- ☆23Mar 27, 2022Updated 4 years ago
- 3claused because open does not seem to mean open anymore☆19Oct 1, 2025Updated 6 months ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 6 months ago
- A FRONTEND Interfaces compliant device for the USRP that requires the UHD host code and supporting libraries to be installed☆16Sep 7, 2018Updated 7 years ago
- PineAPPL is not an extension of APPLgrid☆17Apr 8, 2026Updated last week
- Instruction and files for porting Arm DesignStart to CW305.☆16Dec 6, 2023Updated 2 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Mar 8, 2026Updated last month
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago
- Qibo server for Qick☆17Mar 16, 2026Updated last month
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- ☆19Sep 15, 2021Updated 4 years ago