marsiau / PYNQ-RTL-SDR
A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR
☆20Updated 5 years ago
Alternatives and similar repositories for PYNQ-RTL-SDR:
Users that are interested in PYNQ-RTL-SDR are comparing it to the libraries listed below
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆60Updated 2 years ago
- ☆32Updated last year
- RFSoC Spectrum Analyser Module on PYNQ.☆70Updated 7 months ago
- An RFSoC Frequency Planner developed using Python.☆21Updated last year
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 weeks ago
- Extensible FPGA control platform☆57Updated last year
- JESD204b modules in VHDL☆29Updated 5 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆91Updated 8 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- Small footprint and configurable JESD204B core☆41Updated last month
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Updated 7 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 10 months ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- VHDL Modules☆24Updated 9 years ago
- Python productivity for RFSoC platforms☆63Updated 9 months ago
- ☆40Updated 11 months ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆52Updated 3 weeks ago
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated this week
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆81Updated 2 years ago
- Single Port RAM, Dual Port RAM, FIFO☆21Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆17Updated 2 months ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆32Updated last year
- ☆30Updated 4 years ago
- DPLL for phase-locking to 1PPS signal☆29Updated 8 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆9Updated 4 years ago