A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR
☆23Oct 22, 2019Updated 6 years ago
Alternatives and similar repositories for PYNQ-RTL-SDR
Users that are interested in PYNQ-RTL-SDR are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Sep 2, 2026Updated last week
- Board files to build the ZCU111 PYNQ image☆21Oct 11, 2022Updated 3 years ago
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 6 months ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- ☆25Nov 30, 2018Updated 7 years ago
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- Integrating MATLAB Code with Hand Written C, C++ or C# Code☆12Jul 11, 2024Updated 2 years ago
- Examples showing how to use SWIG to wrap MATLAB Coder generated C and C++ code for other languages☆11Apr 10, 2023Updated 3 years ago
- Projects for building MIL-STD-1553 communications devices☆35Aug 7, 2024Updated 2 years ago
- Snickerdoodle board from krtl with PYNQ☆13Nov 17, 2019Updated 6 years ago
- Demonstration of Automatic Gain Control with PYNQ☆17Jun 28, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL related news.☆27Updated this week
- RFSoC Spectrum Analyser Module on PYNQ.☆93Jul 7, 2026Updated 2 months ago
- snickerdoodle Linux☆18Sep 10, 2018Updated 8 years ago
- Yocto/OpenEmbedded layer showing example recipe☆18Oct 11, 2018Updated 7 years ago
- AXI Stream UART (verilog)☆13Oct 3, 2019Updated 6 years ago
- Python productivity for RFSoC platforms☆102Updated this week
- Simple and fast quantum error correction architecture simulator for the rotated surface code☆13Aug 8, 2021Updated 5 years ago
- App Designer library for professional apps building☆14Oct 18, 2021Updated 4 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆122Jan 28, 2026Updated 7 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆32Jul 7, 2026Updated 2 months ago
- PineAPPL is not an extension of APPLgrid☆17Jul 23, 2026Updated last month
- RSSI-based OFDM signal classification using a machine learning algorithm.☆12May 15, 2018Updated 8 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- A wishbone controlled PWM (audio) controller☆19Jan 16, 2024Updated 2 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆17Mar 8, 2026Updated 6 months ago
- A small Deep Learning Image recognition tutorial aimed at people just starting out in their Deep Learning Journey☆12Nov 17, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A collection of Jupyter notebooks for QuTiP simulations☆11Feb 25, 2018Updated 8 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- Embedded facial recognition system involving PYNQ board, Webcam, and HDMI output.☆11May 10, 2018Updated 8 years ago
- Python classes to create agnostic wave files for HDL simulator viewer☆13Aug 5, 2026Updated last month
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆40Feb 18, 2024Updated 2 years ago
- Pythonic bindings to the Ceres-Solver minimizer☆18Mar 2, 2020Updated 6 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago