Source code repo for UVM Tutorial for Candy Lovers
☆14Apr 23, 2017Updated 9 years ago
Alternatives and similar repositories for uvm-tutorial-for-candy-lovers
Users that are interested in uvm-tutorial-for-candy-lovers are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UVM verification kits which uses YASA as simulation script☆19Dec 10, 2019Updated 6 years ago
- The source code of blog☆14Dec 12, 2021Updated 4 years ago
- Yet Another Simulation Architecture☆81Sep 17, 2020Updated 5 years ago
- Just A Really Very Impressive Systemverilog UVM Kit☆18Dec 17, 2020Updated 5 years ago
- ☆30Feb 20, 2014Updated 12 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- ☆10Feb 27, 2020Updated 6 years ago
- uvm AXI BFM(bus functional model)☆274Jun 23, 2013Updated 13 years ago
- UVM VIP architecture generator☆21Aug 24, 2020Updated 5 years ago
- Systemverilog DPI-C call Python function☆28Mar 11, 2021Updated 5 years ago
- ☆12May 31, 2016Updated 10 years ago
- ☆13Jan 14, 2021Updated 5 years ago
- Code for the second edition of Advanced UVM.☆33Jan 28, 2017Updated 9 years ago
- CMake/GoogleTest/TravisCI/Coveralls/CoverityScan/Doxygen☆10Aug 8, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 6 years ago
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆84Updated this week
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- RISCV model for Verilator/FPGA targets☆56Oct 17, 2019Updated 6 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆11Nov 5, 2019Updated 6 years ago
- ☆37Mar 3, 2016Updated 10 years ago
- Implemented gshare, tournament, perceptron branch predictors along with a combination of gshare and tournament☆13Feb 13, 2018Updated 8 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆36Apr 15, 2020Updated 6 years ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆12Sep 2, 2016Updated 9 years ago
- ☆13Mar 5, 2024Updated 2 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated last month
- Unofficial Pytorch-Implementation of "1M parameters are enough? A lightweight CNN-Based model for medical image segmentation".☆13Aug 15, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Jun 25, 2026Updated last month
- 网络流量大小预测(基于Abilene数据库)☆13Apr 10, 2020Updated 6 years ago
- RISC-V CSR Access Routines☆16Dec 27, 2022Updated 3 years ago
- Drastically Reducing the Number of Trainable Parameters in Deep CNNs by Inter-layer Kernel-sharing☆14Mar 28, 2023Updated 3 years ago
- ACM Class 2017 Computer Architecture☆10Jan 11, 2018Updated 8 years ago