Deverne-labs / TinyML-Zybo
This repository is a collection of designs invloving FPGAs and AI technologies.
☆14Updated last year
Related projects ⓘ
Alternatives and complementary repositories for TinyML-Zybo
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆43Updated 11 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆13Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆17Updated 5 months ago
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated 3 months ago
- ☆39Updated 2 years ago
- A compact, configurable RISC-V core☆11Updated last week
- WISHBONE Interconnect☆11Updated 7 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- cryptography ip-cores in vhdl / verilog☆40Updated 3 years ago
- UART models for cocotb☆23Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆62Updated last year
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆24Updated 4 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆25Updated 3 weeks ago
- Open FPGA Modules☆23Updated last month
- Flip flop setup, hold & metastability explorer tool☆31Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆14Updated 3 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- ☆32Updated last year
- ☆11Updated 2 years ago
- AMD Xilinx University Program Vivado tutorial☆30Updated last year
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆19Updated last week
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆12Updated 3 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆16Updated last year
- HDLGen-ChatGPT, works in tandem with ChatGPT chat interface to enable fast digital systems design and test specification capture, and aut…☆18Updated 3 weeks ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆30Updated 2 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆35Updated 11 months ago
- Wishbone interconnect utilities☆37Updated 5 months ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago