Deverne-labs / TinyML-ZyboView external linksLinks
This repository is a collection of designs invloving FPGAs and AI technologies.
☆14Jan 11, 2023Updated 3 years ago
Alternatives and similar repositories for TinyML-Zybo
Users that are interested in TinyML-Zybo are comparing it to the libraries listed below
Sorting:
- Revision Control Labs and Materials☆25Jan 23, 2018Updated 8 years ago
- Some materials and sample source for RV32 OS projects.☆21May 31, 2022Updated 3 years ago
- ☆12May 21, 2024Updated last year
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Jul 11, 2024Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆32Sep 1, 2022Updated 3 years ago
- Projects published on controlpaths.com and hackster.io☆42Jul 18, 2022Updated 3 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- Binary Decompilation of the Polo G40 Digifant-1 Controller☆11Oct 21, 2018Updated 7 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Feb 9, 2026Updated last week
- This project relies on ROS Toolbox functionality to provide basic integration of Simulink® targets, with focus on Simulink Real-Time™ and…☆12Nov 7, 2023Updated 2 years ago
- ☆14Oct 2, 2023Updated 2 years ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- StickIt! board and modules that support the XuLA FPGA board.☆21Dec 2, 2015Updated 10 years ago
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- ☆12Sep 6, 2021Updated 4 years ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆14Jul 19, 2012Updated 13 years ago
- Network protocol libraries for VHDL test benches☆13Jan 11, 2026Updated last month
- A vhdl package for reading and writing bitmap files.☆11Jan 9, 2018Updated 8 years ago
- Verilog SDR SDRAM controller for FPGA Xilinx and Lattice☆17Jan 3, 2021Updated 5 years ago
- ☆17Nov 25, 2017Updated 8 years ago
- Basic Circuits in Logisim☆11Jan 28, 2019Updated 7 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Feb 9, 2026Updated last week
- Verilog VPI VGA Simulator using SDL☆11Feb 9, 2015Updated 11 years ago
- FPGA Guide☆14Jan 2, 2022Updated 4 years ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- Xilinx Platform cable USB and impact on linux without windrvr by Michael Gernoth☆11Apr 17, 2014Updated 11 years ago
- The Repository contains the code of various Digital Circuits☆12Aug 7, 2023Updated 2 years ago