Verilog Gate level Implementation of floating point arithmetic as per IEEE 754
☆11May 18, 2021Updated 5 years ago
Alternatives and similar repositories for Floating-Point-ALU
Users that are interested in Floating-Point-ALU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Sep 17, 2023Updated 2 years ago
- 2D discrete cosine transform (DCT) of an 8x8 image in verilog HDL☆16Sep 2, 2022Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆103Apr 30, 2019Updated 7 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- to study xilinx fpga using Zybo Z7-20 board☆14Mar 13, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Enables one Django project to authenticate via a second Django project ***SEEKING CONTRIBUTORS***☆11May 25, 2022Updated 4 years ago
- ☆11Nov 10, 2020Updated 5 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 9 years ago
- ☆17Jul 30, 2021Updated 5 years ago
- A mini-library for performing arbitrary-precision arithmetic in OpenGL ES Shader Language.☆22Dec 2, 2014Updated 11 years ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 8 years ago
- Notifications made easy for backend and frontend developers☆14Dec 8, 2022Updated 3 years ago
- i2c fpga oled sdd1306 bresenham implementation☆16May 20, 2021Updated 5 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Build a Kubernetes (K8s) cluster and configure the OAI 5G core network and UERANSIM GNB + UEs on it☆12Nov 10, 2025Updated 9 months ago
- Standalone ByteTrack in Python, extracted from official implementation with very few dependencies☆16Mar 23, 2023Updated 3 years ago
- boilerplate for nodejs with typescript☆18Jan 23, 2024Updated 2 years ago
- double_fpu_verilog☆21Jul 17, 2014Updated 12 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 8 months ago
- A fuzzer for ML compilers☆47Aug 7, 2026Updated 3 weeks ago
- 在自制 RISC-V CPU 和 x86 上运行的现代俄罗斯方块 / Modern tetris that runs on self-made RISC-V CPU and x86 machines.☆19Jul 31, 2022Updated 4 years ago
- OpenCV 开发笔记☆25Jan 4, 2020Updated 6 years ago
- ☆26Feb 26, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- [UNRELEASED] FP div/sqrt unit for transprecision☆28Jul 27, 2026Updated last month
- ☆12Feb 14, 2024Updated 2 years ago
- source code for a Multiple Object Tracking Algorithm☆16Sep 4, 2017Updated 8 years ago
- Make docker compose wait for container dependencies being ready☆22Jan 12, 2020Updated 6 years ago
- noiseless/nonnegative sparse recovery and feature retrieval via compressed sensing☆39May 8, 2018Updated 8 years ago
- OpenCV's contour detection algorithm☆23Jun 25, 2019Updated 7 years ago
- Kogge-Stone Adder in Verilog☆18Nov 19, 2021Updated 4 years ago
- A novel Design-for-Test flow using LibreLane☆46May 9, 2026Updated 3 months ago
- Material URJC Robotics Software Engineering Degree - Computer Vision. This project contains code examples for Computer Vision using C++ &…☆37Apr 6, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Adjustable Markov Chains is a Python implementation of a text generator based on the concept of Markov Chains, that can be adjusted furth…☆24Jan 2, 2017Updated 9 years ago
- Labeled training data for detection of aircraft in Planet satellite imagery☆28Jan 15, 2026Updated 7 months ago
- 使用Verilog设计的带四舍五入功能的浮点加法器☆22Dec 19, 2011Updated 14 years ago
- Scripts for automating deployment of 5G testbed☆16Oct 22, 2025Updated 10 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- A 2D convolution hardware implementation written in Verilog☆53Dec 21, 2020Updated 5 years ago
- ☆26Jan 10, 2023Updated 3 years ago