nikitabuzov / SpikingNeuralNetLinks
Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons
☆19Updated 5 years ago
Alternatives and similar repositories for SpikingNeuralNet
Users that are interested in SpikingNeuralNet are comparing it to the libraries listed below
Sorting:
- A Spiking Neuron Network Project in Verilog Implementation☆25Updated 7 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆66Updated 2 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 7 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- ☆27Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆35Updated 6 years ago
- ☆19Updated 4 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆87Updated 3 years ago
- A repository FPGA-friendly SNN models☆33Updated 4 years ago
- Spiking Neural Network RTL Implementation☆60Updated 4 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Updated 5 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆14Updated 2 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆196Updated 6 years ago
- ☆17Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆61Updated 4 years ago
- SNN on FPGA☆11Updated 3 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆14Updated 2 years ago
- FPGA Design of a Spiking Neural Network.☆43Updated last year
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆16Updated 2 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆39Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆13Updated 4 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆28Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆59Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆69Updated 3 years ago