Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons
☆21Jun 17, 2020Updated 6 years ago
Alternatives and similar repositories for SpikingNeuralNet
Users that are interested in SpikingNeuralNet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Spiking Neuron Network Project in Verilog Implementation☆29Apr 5, 2018Updated 8 years ago
- Spiking Neural Network RTL Implementation☆72Jun 8, 2021Updated 5 years ago
- Energy-efficient Event-driven Spiking Neural Network accelerator for FPGA with PyTorch integration☆147Aug 28, 2026Updated 2 months ago
- A repository FPGA-friendly SNN models☆38Mar 24, 2021Updated 5 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆63Feb 10, 2026Updated 8 months ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆241Apr 20, 2019Updated 7 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Feb 9, 2020Updated 6 years ago
- FPGA Design of a Spiking Neural Network.☆55May 15, 2024Updated 2 years ago
- An FPGA design for simulating biological neurons☆19Jul 5, 2024Updated 2 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 3 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆28Jul 7, 2019Updated 7 years ago
- ☆12Jan 31, 2023Updated 3 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- Open-source code described in 'Estimation of the firing behaviour of a complete motoneuron pool by combining electromyography signal deco…☆14Sep 24, 2022Updated 4 years ago
- BaseJump Open-Source Hardware Accelerator Packages and Sockets☆12Jul 7, 2025Updated last year
- This repository is the GF180MCU port of Caravel. For more information about Caravel, see the original repo at https://github.com/efables…☆12Dec 6, 2023Updated 2 years ago
- This is a version of EMGlab software. It contains changes that adapt the EMGlab to new versions of Matlab.☆14Dec 10, 2019Updated 6 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆102Feb 18, 2022Updated 4 years ago
- ☆15Dec 6, 2022Updated 3 years ago
- ☆15Sep 8, 2021Updated 5 years ago
- Fully opensource spiking neural network accelerator☆181Feb 13, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Jun 16, 2025Updated last year
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago
- ☆10Dec 13, 2024Updated last year
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆41Jun 29, 2020Updated 6 years ago
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆14Mar 7, 2021Updated 5 years ago
- Performs a faster tensor train (TT) decomposition for large sparse data☆14Sep 7, 2020Updated 6 years ago
- ☆19Dec 7, 2024Updated last year
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆17Sep 9, 2023Updated 3 years ago
- This is an official implementation for "Unified Low-rank Compression Framework for Click-through Rate Prediction".☆11May 29, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆21Mar 19, 2025Updated last year
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 3 years ago
- RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer…☆34Jul 12, 2024Updated 2 years ago
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 12 years ago
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆34May 20, 2020Updated 6 years ago
- A ROHD-based framework for connectivity and assembly of hardware designs.☆14Sep 9, 2026Updated last month