edabk-hust / edabk_brain_soc
A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated by ChatGPT-4 with advanced optimizations.
☆41Updated 11 months ago
Alternatives and similar repositories for edabk_brain_soc:
Users that are interested in edabk_brain_soc are comparing it to the libraries listed below
- A Spiking Neuron Network Project in Verilog Implementation☆20Updated 6 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆48Updated last year
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆56Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆32Updated 5 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆12Updated last year
- ☆16Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- ☆26Updated 5 years ago
- A verilog implementation for Network-on-Chip☆71Updated 6 years ago
- ☆24Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆26Updated last year
- Spiking Neural Network RTL Implementation☆49Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆25Updated 5 years ago
- Spiking Neural Network Accelerator☆12Updated 2 years ago
- A repository FPGA-friendly SNN models☆32Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆39Updated 4 months ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆21Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆13Updated 3 years ago
- ☆16Updated 9 months ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆23Updated 4 years ago
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- ☆17Updated 3 years ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆22Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆134Updated 6 months ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆10Updated last year
- FPGA Design of a Spiking Neural Network.☆34Updated 8 months ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆42Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆27Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago