edabk-hust / edabk_brain_socLinks
A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated by ChatGPT-4 with advanced optimizations.
☆61Updated last year
Alternatives and similar repositories for edabk_brain_soc
Users that are interested in edabk_brain_soc are comparing it to the libraries listed below
Sorting:
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆74Updated 2 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆25Updated 7 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆15Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆37Updated 3 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆33Updated last year
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆17Updated 2 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 8 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆207Updated 6 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆14Updated 2 years ago
- Fully opensource spiking neural network accelerator☆162Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Updated 6 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- FPGA Design of a Spiking Neural Network.☆44Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆28Updated 3 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆27Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆169Updated last year
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆19Updated 5 years ago
- Spiking Neural Network RTL Implementation☆62Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆107Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆59Updated 3 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- ☆19Updated 2 weeks ago
- A repository FPGA-friendly SNN models☆35Updated 4 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Updated 5 years ago
- ☆37Updated 6 years ago