A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated by ChatGPT-4 with advanced optimizations.
☆71Feb 18, 2024Updated 2 years ago
Alternatives and similar repositories for edabk_brain_soc
Users that are interested in edabk_brain_soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆23Nov 27, 2025Updated 8 months ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Feb 9, 2020Updated 6 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆17Sep 9, 2023Updated 2 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆85Mar 30, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- An Open-Source Processor for Accelerating Spiking Neural Network☆14Sep 30, 2022Updated 3 years ago
- AI by AI☆11Oct 19, 2023Updated 2 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆28Apr 5, 2018Updated 8 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆233Apr 20, 2019Updated 7 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆42Jun 29, 2020Updated 6 years ago
- Energy-efficient Event-driven Spiking Neural Network accelerator for FPGA with PyTorch integration☆134Jun 20, 2026Updated last month
- FPGA Design of a Spiking Neural Network.☆52May 15, 2024Updated 2 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- Fully opensource spiking neural network accelerator☆177Feb 13, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆99Feb 18, 2022Updated 4 years ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆25Updated this week
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- ☆33Jun 8, 2022Updated 4 years ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆27May 9, 2024Updated 2 years ago
- An FPGA design for simulating biological neurons☆19Jul 5, 2024Updated 2 years ago
- SNN on FPGA☆13Apr 26, 2022Updated 4 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆219Nov 4, 2023Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆38Sep 25, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple from scratch implementation of a Spiking-Neural-Network with STDP in Python which is beeing trained on MNIST.☆50Aug 30, 2024Updated last year
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆62Feb 10, 2026Updated 6 months ago
- Spiking neural network for Zynq devices with Vivado HLS☆38Feb 21, 2018Updated 8 years ago
- Update papers about the Accelerators for Spiking Neural Networks.☆20Mar 20, 2024Updated 2 years ago
- ☆21Apr 7, 2021Updated 5 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆19Jan 25, 2022Updated 4 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆18Jan 30, 2023Updated 3 years ago
- Tapeouts done using OpenFASOC☆22Nov 3, 2025Updated 9 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Here is the official code for ICASSP 2024 "Optimal ANN-SNN Conversion with Group Neurons".☆14Mar 1, 2024Updated 2 years ago
- This is an implementation of YOLO using LSQ network quantization method.☆22Apr 13, 2022Updated 4 years ago
- Spiking neural network hardware for 7-Series FPGAs☆31Aug 31, 2025Updated 11 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆40Jun 14, 2019Updated 7 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- A repository FPGA-friendly SNN models☆38Mar 24, 2021Updated 5 years ago