Alternatives and similar repositories for edabk_brain_soc

Users that are interested in edabk_brain_soc are comparing it to the libraries listed below

• yucanliu / VLSI_SNN
  A Spiking Neuron Network Project in Verilog Implementation
  ☆23Updated 7 years ago
• ChFrenkel / tinyODIN
  tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.
  ☆59Updated 2 years ago
• saunak1994 / CyNAPSEv11
  The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL
  ☆34Updated 5 years ago
• Deepak42074 / SRAM_IMC_MPW8
  The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…
  ☆11Updated 2 years ago
• yuyuranium / FPGA-Project-2022-simple-tpu
  Systolic array based simple TPU for CNN on PYNQ-Z2
  ☆33Updated 3 years ago
• Mattjesc / Efficient-FPGA-CNN-Accelerator
  Efficient FPGA-Based Accelerator for Convolutional Neural Networks
  ☆14Updated 10 months ago
• suchuankai / CNN-hw-accelerator
  CNN hardware accelerator to accelerate quantized LeNet-5 model
  ☆37Updated last year
• snagiri / CSE237D-PYNQ-SNN-Accelerator
  Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board
  ☆36Updated 6 years ago
• CestSansImportance / SNN-FPGA
  Spiking Neural Network RTL Implementation
  ☆57Updated 4 years ago
• jerry-D / HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine
  HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…
  ☆58Updated 3 months ago
• CodeNameGrapefruit / SoC_CNN
  Convolutional Neural Network Implemented in Verilog for System on Chip
  ☆27Updated 6 years ago
• doitdodo / FPGA_Spiking_NN
  CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers
  ☆23Updated 5 years ago
• Minz9 / SNN-on-FPGA
  SNN on FPGA
  ☆10Updated 3 years ago
• cepdnaclk / e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs
  This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…
  ☆21Updated last year
• AnuragSChatterjee / Multilayer-Perception-MLP-Neural-Network-Implementation-In-FPGA
  A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…
  ☆15Updated 2 years ago
• oshears / fpga_snn_models
  A repository FPGA-friendly SNN models
  ☆34Updated 4 years ago
• jeshraghian / snn-accelerator
  ☆25Updated 3 years ago
• daringpatil3134 / SPI_Serial_Peripheral_Interface_Verilog_Modules
  Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device
  ☆12Updated 11 months ago
• ryaanluke / DNN-Hardware-Accelerator
  SystemVerilog files for lab project on a DNN hardware accelerator
  ☆16Updated 4 years ago
• ChFrenkel / ODIN
  ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.
  ☆185Updated 6 years ago
• nikitabuzov / SpikingNeuralNet
  Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons
  ☆16Updated 5 years ago
• Juanx65 / RISC-V
  Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.
  ☆22Updated 9 months ago
• sure-trust / VLSI-Project-AXI-to-APB-Bridge
  ☆19Updated last year
• oshears / SNN-FPGA-Implementation
  ☆19Updated 4 years ago
• rafamedina97 / FPGA_SNN_STDP
  FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks
  ☆36Updated 4 years ago
• thedatabusdotio / fpga-ml-accelerator
  This repository hosts the code for an FPGA based accelerator for convolutional neural networks
  ☆154Updated last year
• chrisneuf / Deep-Neural-Network-Hardware-Accelerator
  My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket
  ☆27Updated 5 years ago
• 8krisv / CNN-ACCELERATOR
  Hardware accelerator for convolutional neural networks
  ☆45Updated 2 years ago
• djtfoo / lenet5-verilog
  A Verilog design of LeNet-5, a Convolutional Neural Network architecture
  ☆34Updated 4 years ago
• VincentWang1998 / ai_on_chip_project1
  tpu-systolic-array-weight-stationary
  ☆24Updated 4 years ago