sumanth-kalluri / 128-Bit-AES-Encryption-and-Decryption-in-VerilogLinks
This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.
☆23Updated 5 years ago
Alternatives and similar repositories for 128-Bit-AES-Encryption-and-Decryption-in-Verilog
Users that are interested in 128-Bit-AES-Encryption-and-Decryption-in-Verilog are comparing it to the libraries listed below
Sorting:
- System Verilog using Functional Verification☆12Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- Verilog Code for I2C Protocol☆18Updated 4 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- UART -> AXI Bridge☆61Updated 3 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- An 8 input interrupt controller written in Verilog.☆26Updated 13 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- ☆13Updated 3 years ago
- Structured UVM Course☆41Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- ☆17Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆60Updated 2 years ago
- ☆43Updated 3 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆15Updated 6 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆15Updated 2 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- SystemVerilog examples and projects☆17Updated 6 years ago
- AXI Interconnect☆49Updated 3 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago