sumanth-kalluri / 128-Bit-AES-Encryption-and-Decryption-in-Verilog
This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.
☆20Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for 128-Bit-AES-Encryption-and-Decryption-in-Verilog
- A 32 point radix-2 FFT module written in Verilog☆20Updated 4 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 9 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆17Updated last year
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆13Updated last year
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆29Updated 3 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆12Updated 2 years ago
- UART -> AXI Bridge☆55Updated 3 years ago
- Verilog SPI master and slave☆46Updated 8 years ago
- ☆39Updated 2 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆26Updated 3 years ago
- Architectural design of data router in verilog☆27Updated 4 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆44Updated 8 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- ☆36Updated 3 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆22Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆35Updated 11 months ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆40Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- RTL development of Quad Serial Peripheral Interface (Quad-SPI) on QuestaSim using SystemVerilog.☆18Updated 2 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆16Updated last year
- IP operations in verilog (simulation and implementation on ice40)☆52Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆42Updated 11 months ago
- A compact, configurable RISC-V core☆11Updated 3 months ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆40Updated 5 years ago
- ☆16Updated 7 months ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆20Updated 7 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆62Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆58Updated 4 years ago