sumanth-kalluri / 128-Bit-AES-Encryption-and-Decryption-in-VerilogLinks
This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.
☆24Updated 5 years ago
Alternatives and similar repositories for 128-Bit-AES-Encryption-and-Decryption-in-Verilog
Users that are interested in 128-Bit-AES-Encryption-and-Decryption-in-Verilog are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆62Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆14Updated 3 years ago
- A compact, configurable RISC-V core☆11Updated last week
- ☆41Updated 3 years ago
- A simple DDR3 memory controller☆58Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated this week
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆28Updated 5 months ago
- IP operations in verilog (simulation and implementation on ice40)☆58Updated 5 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆46Updated 4 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 7 years ago
- UART models for cocotb☆29Updated 2 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- ☆17Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆13Updated last year
- System Verilog using Functional Verification☆12Updated last year
- An 8 input interrupt controller written in Verilog.☆28Updated 13 years ago
- RISC V core implementation using Verilog.☆26Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆73Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆86Updated 2 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆73Updated 2 years ago