sumanth-kalluri / 128-Bit-AES-Encryption-and-Decryption-in-Verilog
This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.
☆22Updated 4 years ago
Alternatives and similar repositories for 128-Bit-AES-Encryption-and-Decryption-in-Verilog:
Users that are interested in 128-Bit-AES-Encryption-and-Decryption-in-Verilog are comparing it to the libraries listed below
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- Asynchronous fifo in verilog☆33Updated 8 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆14Updated 2 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆33Updated 2 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 10 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- An 8 input interrupt controller written in Verilog.☆25Updated 12 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆12Updated 7 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- To design test bench of the APB protocol☆16Updated 4 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆24Updated 3 years ago
- ☆16Updated 11 months ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- Verilog Code for I2C Protocol☆16Updated 4 years ago
- Maven Silicon Project☆17Updated 6 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆22Updated last year
- DDR3 SDRAM controller☆18Updated 10 years ago
- Verification IP for APB protocol☆59Updated 4 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- AXI Interconnect☆47Updated 3 years ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆56Updated 2 years ago
- ☆17Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆18Updated 6 years ago
- Implementation of the PCIe physical layer☆33Updated last month