Verilog implementation of a pre-trained handwritten digit recognition simple neural network.
☆35Dec 26, 2023Updated 2 years ago
Alternatives and similar repositories for verilog-neural-network
Users that are interested in verilog-neural-network are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Deep Neural Network with back propagation implemented in Verilog.☆10Jan 15, 2019Updated 7 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆29Apr 5, 2018Updated 8 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆11Nov 16, 2024Updated last year
- My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket☆30Jul 31, 2019Updated 7 years ago
- Fully connected dense neural network in SystemVerilog, synthesisable to an FPGA for neural network computation acceleration☆17Mar 15, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆16Apr 8, 2023Updated 3 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆18May 17, 2024Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆65Jul 9, 2021Updated 5 years ago
- Implementation of CNN using Verilog☆249Oct 13, 2017Updated 9 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- ☆29Feb 5, 2020Updated 6 years ago
- CARLsim is an efficient, easy-to-use, GPU-accelerated software framework for simulating large-scale spiking neural network (SNN) models w…☆17May 17, 2022Updated 4 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆19Oct 11, 2019Updated 7 years ago
- A dec-bin converter uses 2's complement.☆10Sep 24, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This repository contains all the materials related to the basic MOSFET theory, CMOS technology, circuit and layout design, and basic PDK …☆15Dec 15, 2023Updated 2 years ago
- Tensor Processing Unit implementation in Verilog☆16Aug 12, 2026Updated 2 months ago
- ☆21Mar 19, 2024Updated 2 years ago
- A minimal neuromorphic chip design in SystemVerilog to learn how brain-inspired computing works from the ground up.☆29Mar 30, 2026Updated 7 months ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆26Sep 11, 2023Updated 3 years ago
- Various FPGA projects targeting a Digilent Arty FPGA board☆11Oct 7, 2020Updated 6 years ago
- A data packing technique for QC-LDPC codec RTL min-sum layer decoding architecture☆12Aug 15, 2026Updated 2 months ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆41Aug 13, 2024Updated 2 years ago
- Parametric GPIO Peripheral☆13Jan 30, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of both, sequential and 5-stage pipelined x86 64-bit processor in Verilog, designed to handle data dependencies like load-…☆14Jul 11, 2023Updated 3 years ago
- ☆13Jan 24, 2026Updated 9 months ago
- This repository contains the details and the code for the MIPS32 ISA based RISC Processor, which is implemented in 5 stage pipelined conf…☆23Apr 26, 2023Updated 3 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆21Jun 17, 2020Updated 6 years ago
- ☆10Feb 21, 2023Updated 3 years ago
- Notes I made on RTL design and verification. Currently has verilog, system verilog and formal verification notes☆12Sep 23, 2023Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 7 years ago
- I will share some useful or interesting papers about neuromorphic processor☆32Feb 6, 2025Updated last year
- Simple RV32I CPU core implemented in Verilog☆14Jan 4, 2026Updated 10 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A Keras code on Binary Neural Networks☆20Dec 5, 2022Updated 3 years ago
- ☆12Jun 8, 2018Updated 8 years ago
- Class Project - Digital Signal Processing☆16Jun 22, 2021Updated 5 years ago
- Little RISC-V 3-stage Pipeline CPU☆16Jun 14, 2021Updated 5 years ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆14Jun 13, 2021Updated 5 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆37Mar 23, 2024Updated 2 years ago
- 最小和算法实现☆10Jul 12, 2020Updated 6 years ago
Are these results useful?