Verilog implementation of a pre-trained handwritten digit recognition simple neural network.
☆32Dec 26, 2023Updated 2 years ago
Alternatives and similar repositories for verilog-neural-network
Users that are interested in verilog-neural-network are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Verilog implementation of a hand-written digit recognition Neural Network☆11Nov 16, 2024Updated last year
- ☆28Feb 5, 2020Updated 6 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated last year
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆18Oct 11, 2019Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A dec-bin converter uses 2's complement.☆10Sep 24, 2024Updated last year
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆20Jun 17, 2020Updated 5 years ago
- ☆12Jul 7, 2020Updated 5 years ago
- CVA6 softcore contest☆24Apr 17, 2026Updated 3 weeks ago
- 最小和算法实现☆10Jul 12, 2020Updated 5 years ago
- ☆12Jun 8, 2018Updated 7 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆17Mar 26, 2026Updated last month
- UVM☆14Mar 16, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Final project for Computer Architecture FA16☆20Jan 5, 2017Updated 9 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆57Jul 9, 2021Updated 4 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 11 months ago
- My 32-bit RISC CPU for smallish FPGAs☆19Apr 20, 2022Updated 4 years ago
- VGA Tutorial for DE1☆16Apr 21, 2015Updated 11 years ago
- A Mel-frequency cepstrum core in FPGA☆21Jun 30, 2021Updated 4 years ago
- APB Logic☆26Feb 24, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is a SpyDrNet Plugin for a physical design related transformations☆16Updated this week
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆14Apr 28, 2026Updated last week
- ☆27Apr 2, 2026Updated last month
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 3 years ago
- ☆14Aug 3, 2021Updated 4 years ago
- simple wishbone client to read buttons and write leds☆19Nov 30, 2023Updated 2 years ago
- An automated HDC platform☆11Mar 16, 2026Updated last month
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated last year
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆40Feb 18, 2024Updated 2 years ago
- Digital IC design and vlsi notes☆14Jun 24, 2020Updated 5 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Python Library to automate messaging on whatsapp to unlimited people without having to actually save the number of the particular person☆16Oct 14, 2025Updated 6 months ago
- Detection and Classification of defects present on Printed Circuits Boards (PCBs)☆22Nov 10, 2021Updated 4 years ago
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 4 years ago