visnjicm / verilog-neural-network
Verilog implementation of a pre-trained handwritten digit recognition simple neural network.
☆16Updated last year
Alternatives and similar repositories for verilog-neural-network:
Users that are interested in verilog-neural-network are comparing it to the libraries listed below
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆14Updated last year
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 6 years ago
- ☆12Updated last month
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 7 months ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆30Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆31Updated last year
- ☆31Updated 5 years ago
- RTL Design and Verification☆12Updated 4 years ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- ☆16Updated last year
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆10Updated 7 months ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆16Updated 11 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆16Updated last year
- ☆17Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆22Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆49Updated last year
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆14Updated 2 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆28Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Verilog implementation of Softmax function☆62Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆49Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆57Updated 11 months ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago