visnjicm / verilog-neural-networkLinks
Verilog implementation of a pre-trained handwritten digit recognition simple neural network.
☆25Updated last year
Alternatives and similar repositories for verilog-neural-network
Users that are interested in verilog-neural-network are comparing it to the libraries listed below
Sorting:
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆38Updated last year
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆24Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆54Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆90Updated last year
- ☆13Updated last week
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- ☆16Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆67Updated 3 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆30Updated 2 months ago
- ☆37Updated 6 years ago
- A collection of commonly asked RTL design interview questions☆35Updated 8 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆13Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆132Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆36Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆25Updated 7 years ago
- ☆50Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆21Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- VIP for AXI Protocol☆155Updated 3 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- ☆22Updated last year
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆26Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year