visnjicm / verilog-neural-network
Verilog implementation of a pre-trained handwritten digit recognition simple neural network.
☆20Updated last year
Alternatives and similar repositories for verilog-neural-network
Users that are interested in verilog-neural-network are comparing it to the libraries listed below
Sorting:
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆11Updated 9 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆22Updated 7 years ago
- ☆33Updated 6 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆32Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆31Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆15Updated 2 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 8 months ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- ☆16Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆41Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Xilinx AXI VIP example of use☆38Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆70Updated 2 months ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆18Updated last year
- A collection of commonly asked RTL design interview questions☆27Updated 8 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆12Updated 6 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆31Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆63Updated 9 months ago
- ☆12Updated last month
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆34Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆100Updated 4 years ago