Verilog implementation of a pre-trained handwritten digit recognition simple neural network.
☆35Dec 26, 2023Updated 2 years ago
Alternatives and similar repositories for verilog-neural-network
Users that are interested in verilog-neural-network are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Verilog implementation of a hand-written digit recognition Neural Network☆11Nov 16, 2024Updated last year
- ☆28Feb 5, 2020Updated 6 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆18Oct 11, 2019Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- A dec-bin converter uses 2's complement.☆10Sep 24, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆20Jun 17, 2020Updated 6 years ago
- ☆12Jul 7, 2020Updated 6 years ago
- CVA6 softcore contest☆24Updated this week
- 最小和算法实现☆10Jul 12, 2020Updated 5 years ago
- ☆12Jun 8, 2018Updated 8 years ago
- Single-Cycle RISC-V Processor using SystemVerilog on a Nexys A7 (Artix-7) FPGA. Project includes complete datapath and control logic with…☆22Jul 21, 2025Updated 11 months ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆17Mar 26, 2026Updated 3 months ago
- UVM☆14Mar 16, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Final project for Computer Architecture FA16☆20Jan 5, 2017Updated 9 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆60Jul 9, 2021Updated 4 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated last year
- My 32-bit RISC CPU for smallish FPGAs☆19Apr 20, 2022Updated 4 years ago
- Class Project - Digital Signal Processing☆15Jun 22, 2021Updated 5 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- ☆23Nov 12, 2025Updated 7 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆11Nov 18, 2019Updated 6 years ago
- A Mel-frequency cepstrum core in FPGA☆21Jun 30, 2021Updated 5 years ago
- APB Logic☆26Jul 2, 2026Updated last week
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jun 22, 2026Updated 2 weeks ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated last month
- ☆36May 29, 2026Updated last month
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 3 years ago
- ☆15Aug 3, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- simple wishbone client to read buttons and write leds☆19Nov 30, 2023Updated 2 years ago
- An automated HDC platform☆11Mar 16, 2026Updated 3 months ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated last year
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated last year
- UVM Testbench for synchronus fifo☆20Aug 28, 2020Updated 5 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆40Feb 18, 2024Updated 2 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆20Jul 28, 2025Updated 11 months ago