silicon-vlsi / SI2021-03-CMOS-VLSIView external linksLinks
☆15Jun 28, 2021Updated 4 years ago
Alternatives and similar repositories for SI2021-03-CMOS-VLSI
Users that are interested in SI2021-03-CMOS-VLSI are comparing it to the libraries listed below
Sorting:
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Mar 5, 2017Updated 8 years ago
- A CircuitPython driver class for the NAU7802 24-bit ADC☆13Oct 20, 2025Updated 3 months ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Design of BandGapReference Circuit using Sky130 PDK☆11Oct 30, 2021Updated 4 years ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- This repository contains all the materials related to the basic MOSFET theory, CMOS technology, circuit and layout design, and basic PDK …☆14Dec 15, 2023Updated 2 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Jan 14, 2024Updated 2 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- Nix flake for more up-to-date versions of EDA tools☆17Updated this week
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆25Sep 9, 2025Updated 5 months ago
- An automatic speaker recognition system built from digital signal processing tools, Vector Quantization and LBG algorithm☆11May 24, 2021Updated 4 years ago
- Scheduled frame transmission on Broadcom Wi-Fi Chips☆14Feb 21, 2023Updated 2 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- DE1SoC VGA and Audio☆10Jan 11, 2017Updated 9 years ago
- ☆13Nov 21, 2025Updated 2 months ago
- Lecture Material on Deep Learning Inference using FPGA☆12Jun 9, 2020Updated 5 years ago
- Toggle Premium Free mode at run time in SDVX☆11Jul 7, 2023Updated 2 years ago
- Sound Voltex Genesis Card Printer☆10Apr 24, 2019Updated 6 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12May 29, 2021Updated 4 years ago
- FabianAmherd / Heatmap-based-Object-Detection-and-Tracking-with-a-Fully-Convolutional-Neural-NetworkCNN for detecting and tracking the cueball on a brio-labyrinth (Matura Project)☆12Mar 11, 2023Updated 2 years ago
- A WebAPI2 Server?☆14Jan 27, 2026Updated 3 weeks ago
- Implementation for paper "BATMANN: A Binarized-All-Through Memory-Augmented Neural Network for Efficient In-Memory Computing"☆12Jan 12, 2022Updated 4 years ago
- A digital phase-locked loop implemented on Spartan-6☆13Jul 10, 2018Updated 7 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Apr 9, 2019Updated 6 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- SKILL Codes, PCell Creation☆17May 21, 2021Updated 4 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Dec 12, 2023Updated 2 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Mar 31, 2021Updated 4 years ago
- HBM Modernized - 1.20.1 port of well-known HBM's NTM☆35Updated this week
- This project is a open-source yield analysis for SRAM circuits☆20Jan 31, 2026Updated 2 weeks ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Jan 2, 2021Updated 5 years ago
- Replaces the 16 DRAM chips with a small module of SRAM☆11Feb 16, 2021Updated 5 years ago
- Sobel is first order or gradient based edge operator for images and it is implemented using verilog.☆14Dec 16, 2020Updated 5 years ago
- A scalable FeFET compact model☆20Apr 21, 2022Updated 3 years ago