coreylammie / TCAS-STDP
IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures
☆25Updated 5 years ago
Alternatives and similar repositories for TCAS-STDP:
Users that are interested in TCAS-STDP are comparing it to the libraries listed below
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆35Updated 4 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆53Updated last year
- Spiking Neural Network RTL Implementation☆51Updated 3 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆57Updated last year
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆81Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆34Updated 5 years ago
- A repository FPGA-friendly SNN models☆32Updated 3 years ago
- Leaky Integrate and Fire (LIF) model implementation for FPGA☆54Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆54Updated 3 years ago
- ☆17Updated 3 years ago
- ☆24Updated 2 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆15Updated 4 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆33Updated 7 years ago
- FPGA Design of a Spiking Neural Network.☆35Updated 9 months ago
- ☆14Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- ☆18Updated 2 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 6 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆13Updated 3 years ago
- A Spiking neural network simulator NEST base on FPGA‘s cluster（LIF NEURON）☆18Updated 5 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆11Updated last year
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆16Updated 4 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆175Updated 5 years ago
- ☆44Updated last year
- ReRAM implementation on CNN☆18Updated 6 years ago
- ☆87Updated 4 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆20Updated last year