ChFrenkel / ODINLinks
ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.
☆219Updated 6 years ago
Alternatives and similar repositories for ODIN
Users that are interested in ODIN are comparing it to the libraries listed below
Sorting:
- Spiking Neural Network RTL Implementation☆64Updated 4 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆75Updated 2 years ago
- A repository FPGA-friendly SNN models☆35Updated 4 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 10 months ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆40Updated 5 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆92Updated 3 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Updated 5 years ago
- Energy-efficient Event-driven Spiking Neural Network accelerator for FPGA with PyTorch integration☆103Updated last week
- ☆100Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆64Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Updated 6 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆25Updated 7 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆201Updated 2 years ago
- FPGA Design of a Spiking Neural Network.☆46Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆180Updated last year
- ☆20Updated 4 years ago
- SNN on FPGA☆11Updated 3 years ago
- Fully opensource spiking neural network accelerator☆164Updated 2 years ago
- ☆54Updated 2 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆29Updated 6 years ago
- Convolutional Neural Network RTL-level Design☆74Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆178Updated 6 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆14Updated 2 years ago
- Framework for radix encoded SNN on FPGA☆18Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Updated last year
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆20Updated 5 years ago
- ☆30Updated 3 years ago
- ☆19Updated 3 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆241Updated 2 years ago