ChFrenkel / ODINLinks
ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.
☆185Updated 6 years ago
Alternatives and similar repositories for ODIN
Users that are interested in ODIN are comparing it to the libraries listed below
Sorting:
- Spiking Neural Network RTL Implementation☆57Updated 4 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆59Updated 2 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 3 months ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆37Updated 4 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆84Updated 3 years ago
- A repository FPGA-friendly SNN models☆34Updated 4 years ago
- ☆89Updated 5 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- Leaky Integrate and Fire (LIF) model implementation for FPGA☆69Updated 2 weeks ago
- Fully opensource spiking neural network accelerator☆152Updated 2 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆154Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆57Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆170Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆23Updated 7 years ago
- FPGA Design of a Spiking Neural Network.☆40Updated last year
- ☆47Updated last year
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆26Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Updated last year
- A Spiking neural network simulator NEST base on FPGA‘s cluster（LIF NEURON）☆17Updated 5 years ago
- IC implementation of Systolic Array for TPU☆251Updated 8 months ago
- ☆112Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- ☆19Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆150Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆119Updated last month
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago