ChFrenkel / ODINLinks
ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.
☆193Updated 6 years ago
Alternatives and similar repositories for ODIN
Users that are interested in ODIN are comparing it to the libraries listed below
Sorting:
- Spiking Neural Network RTL Implementation☆60Updated 4 years ago
- A repository FPGA-friendly SNN models☆33Updated 4 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 6 months ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆65Updated 2 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆38Updated 5 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆86Updated 3 years ago
- ☆92Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- FPGA based Leaky Integrate and Fire (LIF) neuron model accelerator for PyTorch☆80Updated 2 months ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆60Updated 4 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆181Updated last year
- A Spiking Neuron Network Project in Verilog Implementation☆24Updated 7 years ago
- Convolutional Neural Network RTL-level Design☆70Updated 3 years ago
- FPGA Design of a Spiking Neural Network.☆42Updated last year
- ☆19Updated 4 years ago
- SNN on FPGA☆11Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆160Updated last year
- Fully opensource spiking neural network accelerator☆154Updated 2 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆18Updated 5 years ago
- ☆48Updated last year
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆25Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆166Updated 5 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆59Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆225Updated 2 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆25Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- ☆17Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago