ChFrenkel / ODIN

Related projects: ⓘ

• ChFrenkel / ReckOn
  ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.
  ☆71Updated 2 years ago
• rafamedina97 / FPGA_SNN_STDP
  FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks
  ☆33Updated 4 years ago
• doitdodo / FPGA_Spiking_NN
  CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers
  ☆19Updated 4 years ago
• jasha64 / SNN-FPGA
  Spiking Neural Network RTL Implementation
  ☆41Updated 3 years ago
• oshears / fpga_snn_models
  A repository FPGA-friendly SNN models
  ☆27Updated 3 years ago
• MaxwellWjj / FPGA_Spiking_NN
  ☆12Updated this week
• YucanLiu / VLSI_SNN
  A Spiking Neuron Network Project in Verilog Implementation
  ☆16Updated 6 years ago
• jerry-D / HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine
  HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…
  ☆50Updated last year
• saunak1994 / CyNAPSEv11
  The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL
  ☆30Updated 4 years ago
• ChFrenkel / tinyODIN
  tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.
  ☆34Updated last year
• OpenHEC / SNN-simulator-on-PYNQcluster
  ☆81Updated 4 years ago
• open-neuromorphic / awesome-neuromorphic-hw
  Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.
  ☆133Updated 10 months ago
• SFU-HiAccel / SyncNN
  [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.
  ☆50Updated 3 years ago
• oshears / SNN-FPGA-Implementation
  ☆12Updated 3 years ago
• metr0jw / Spiking-Neural-Network-on-FPGA
  Leaky Integrate and Fire (LIF) model implementation for FPGA
  ☆39Updated 10 months ago
• snagiri / CSE237D-PYNQ-SNN-Accelerator
  Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board
  ☆28Updated 5 years ago
• hsieh672 / SNN-Accelerator
  A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…
  ☆9Updated last year
• clancylea / SNN-simulator-NEST_14.0-xilinx_FPGA_cluster
  A Spiking neural network simulator NEST base on FPGA‘s cluster（LIF NEURON）
  ☆17Updated 4 years ago
• thedatabusdotio / fpga-ml-accelerator
  This repository hosts the code for an FPGA based accelerator for convolutional neural networks
  ☆114Updated 3 months ago
• coreylammie / TCAS-STDP
  IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures
  ☆22Updated 5 years ago
• edabk-hust / edabk_brain_soc
  A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …
  ☆34Updated 7 months ago
• UA-RCL / RANC
  ☆39Updated 7 months ago
• Stanzzz77 / SNN-NEST_Simulator_2.14.0-xilinx-ZCU102
  A nest brain simulator based on FPGA(LIF NEURON)
  ☆13Updated 2 years ago
• Marco-Winzker / Spiking_NN_RGB_FPGA
  FPGA Design of a Spiking Neural Network.
  ☆30Updated 4 months ago
• sfmth / OpenSpike
  Fully opensource spiking neural network accelerator
  ☆119Updated last year
• karthisugumar / CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2
  A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…
  ☆121Updated 4 years ago
• arkhodamoradi / s2n2
  ☆16Updated 3 years ago
• jeshraghian / snn-accelerator
  ☆21Updated 2 years ago
• nikitabuzov / SpikingNeuralNet
  Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons
  ☆10Updated 4 years ago
• boaaaang / CNN-Implementation-in-Verilog
  Convolutional Neural Network RTL-level Design
  ☆25Updated 2 years ago