ChFrenkel / ODIN
ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.
☆178Updated 5 years ago
Alternatives and similar repositories for ODIN:
Users that are interested in ODIN are comparing it to the libraries listed below
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆55Updated last year
- Spiking Neural Network RTL Implementation☆53Updated 3 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆82Updated 3 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆35Updated 4 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 3 weeks ago
- A repository FPGA-friendly SNN models☆32Updated 4 years ago
- ☆89Updated 5 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- Leaky Integrate and Fire (LIF) model implementation for FPGA☆57Updated last year
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 6 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆55Updated 3 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆159Updated last year
- A Spiking neural network simulator NEST base on FPGA‘s cluster（LIF NEURON）☆18Updated 5 years ago
- Fully opensource spiking neural network accelerator☆138Updated 2 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆144Updated 9 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆37Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆147Updated 5 years ago
- FPGA Design of a Spiking Neural Network.☆38Updated 10 months ago
- ☆45Updated last year
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆50Updated last year
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆26Updated 5 years ago
- ☆16Updated 3 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Updated last year
- Benchmark framework of synaptic device technologies for a simple neural network☆200Updated 3 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆179Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆184Updated last year
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆160Updated 4 months ago
- verilog实现TPU中的脉 动阵列计算卷积的module☆90Updated 3 years ago