ChFrenkel / ODINLinks
ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.
☆208Updated 6 years ago
Alternatives and similar repositories for ODIN
Users that are interested in ODIN are comparing it to the libraries listed below
Sorting:
- Spiking Neural Network RTL Implementation☆62Updated 4 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆74Updated 2 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 8 months ago
- A repository FPGA-friendly SNN models☆35Updated 4 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆40Updated 5 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Updated 5 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆91Updated 3 years ago
- ☆96Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆62Updated 4 years ago
- FPGA based Leaky Integrate and Fire (LIF) neuron model accelerator for PyTorch☆87Updated 2 weeks ago
- ☆53Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- SNN on FPGA☆11Updated 3 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆25Updated 7 years ago
- FPGA Design of a Spiking Neural Network.☆44Updated last year
- ☆20Updated 4 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆192Updated 2 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆19Updated 5 years ago
- ☆19Updated 3 weeks ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆27Updated 6 years ago
- Fully opensource spiking neural network accelerator☆162Updated 2 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆171Updated last year
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆14Updated 2 years ago
- Framework for radix encoded SNN on FPGA☆16Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆176Updated 5 years ago
- ☆28Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆118Updated 4 months ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆61Updated last year
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago