rafamedina97 / FPGA_SNN_STDP
FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks
☆35Updated 4 years ago
Alternatives and similar repositories for FPGA_SNN_STDP:
Users that are interested in FPGA_SNN_STDP are comparing it to the libraries listed below
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆21Updated 4 years ago
- A repository FPGA-friendly SNN models☆32Updated 3 years ago
- Spiking Neural Network RTL Implementation☆49Updated 3 years ago
- Leaky Integrate and Fire (LIF) model implementation for FPGA☆50Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆56Updated last year
- A nest brain simulator based on FPGA(LIF NEURON)☆13Updated 3 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆171Updated 5 years ago
- ☆14Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆32Updated 5 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆79Updated 2 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆53Updated 3 years ago
- A Spiking neural network simulator NEST base on FPGA‘s cluster（LIF NEURON）☆18Updated 5 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆49Updated last year
- FPGA Design of a Spiking Neural Network.☆35Updated 8 months ago
- A Spiking Neuron Network Project in Verilog Implementation☆20Updated 6 years ago
- ☆17Updated 3 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆24Updated 5 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆10Updated last year
- ☆87Updated 4 years ago
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆26Updated 4 months ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆41Updated 11 months ago
- ☆44Updated last year
- I will share some useful or interesting papers about neuromorphic processor☆19Updated 2 months ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆19Updated last year
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆16Updated 4 years ago
- ReRAM implementation on CNN☆18Updated 6 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆31Updated 6 years ago
- ☆24Updated 2 years ago