accellera-official / cciLinks
SystemC Configuration, Control and Inspection (CCI)
☆19Updated last month
Alternatives and similar repositories for cci
Users that are interested in cci are comparing it to the libraries listed below
Sorting:
- RISC-V Virtual Prototype☆46Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated 3 weeks ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Updated 4 years ago
- ☆20Updated 3 weeks ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Updated this week
- SystemVerilog Functional Coverage for RISC-V ISA☆33Updated last month
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Updated 10 months ago
- Connecting SystemC with SystemVerilog☆41Updated 13 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Updated 5 years ago
- SystemC Common Practices (SCP)☆34Updated last month
- Hardware Formal Verification☆17Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated last week
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated last year
- PCI Express controller model☆71Updated 3 years ago
- Archives of SystemC from The Ground Up Book Exercises☆33Updated 3 years ago
- SoC design & prototyping☆16Updated 6 months ago
- ☆33Updated last month
- Wraps the NVDLA project for Chipyard integration☆22Updated 4 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- AXI X-Bar☆19Updated 5 years ago
- Unified Access Page for the TRISTAN project☆19Updated last month
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆15Updated 8 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆75Updated last month