toolsForUarch / GeST
GeST (Generating Stress-Tests) is a Genetic Algorithm framework for automatic hardware stress-test generation. Related scientific publication https://ieeexplore.ieee.org/document/8695639
☆14Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for GeST
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- Documentation for the BOOM processor☆47Updated 7 years ago
- RTLCheck☆17Updated 6 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated 10 months ago
- A template for building new projects/platforms using the BOOM core.☆24Updated 5 years ago
- Microprobe: Microbenchmark generation framework☆20Updated 4 months ago
- FPGA reference design for the the Swerv EH1 Core☆67Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- A Verilog Synthesis Regression Test☆34Updated 8 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 4 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆49Updated last month
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆32Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated last month
- ☆18Updated 9 years ago
- Memory consistency model checking and test generation library.☆13Updated 8 years ago
- The specification for the FIRRTL language☆46Updated this week
- RiscyOO: RISC-V Out-of-Order Processor☆153Updated 4 years ago
- ☆76Updated 8 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆33Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆80Updated 2 weeks ago
- Testing processors with Random Instruction Generation☆29Updated 2 months ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆72Updated 2 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆60Updated last year
- Intel Compiler for SystemC☆23Updated last year
- OmniXtend cache coherence protocol☆78Updated 4 years ago