toolsForUarch / GeST
GeST (Generating Stress-Tests) is a Genetic Algorithm framework for automatic hardware stress-test generation. Related scientific publication https://ieeexplore.ieee.org/document/8695639
☆14Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for GeST
- Documentation for the BOOM processor☆47Updated 7 years ago
- RTLCheck☆17Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆94Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Memory consistency model checking and test generation library.☆13Updated 8 years ago
- FPGA reference design for the the Swerv EH1 Core☆67Updated 4 years ago
- Microprobe: Microbenchmark generation framework☆20Updated 4 months ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated 9 months ago
- A Verilog Synthesis Regression Test☆34Updated 7 months ago
- Memory System Microbenchmarks☆61Updated last year
- ☆9Updated 2 years ago
- The specification for the FIRRTL language☆45Updated this week
- A fault-injection framework using Chisel and FIRRTL☆33Updated last year
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆71Updated 2 years ago
- Lipsi: Probably the Smallest Processor in the World☆81Updated 6 months ago
- Connectal is a framework for software-driven hardware development.☆161Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆33Updated 2 years ago
- ☆76Updated 8 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- A template for building new projects/platforms using the BOOM core.☆24Updated 5 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆33Updated 6 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆35Updated 5 years ago
- ☆74Updated 2 years ago
- ☆81Updated 2 years ago
- ☆55Updated this week