addisonElliott / SCIC
Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.
☆14Updated 5 years ago
Related projects: ⓘ
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆20Updated 5 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆13Updated 5 years ago
- Single Port RAM, Dual Port RAM, FIFO☆17Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆12Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated last month
- This project shows the design process of the main blocks of a typical RX frontend system.☆21Updated 3 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆17Updated 3 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆11Updated 5 years ago
- Extensible FPGA control platform☆52Updated last year
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆33Updated 3 years ago
- cdsAsync: An Asynchronous VLSI Toolset & Schematic Library☆25Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆34Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Schematic, Layout Design & Simulation in 180nm Technology☆15Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆28Updated this week
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆24Updated 3 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆13Updated 3 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆29Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆25Updated 3 years ago
- ☆29Updated 3 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆40Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆9Updated 2 years ago
- JESD204b modules in VHDL☆28Updated 5 years ago
- ☆16Updated 2 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆12Updated 2 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆4Updated last year
- ☆25Updated this week
- Open FPGA Modules☆22Updated last week
- submission repository for efabless mpw6 shuttle☆30Updated 8 months ago