addisonElliott / SCICLinks
Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.
☆14Updated 6 years ago
Alternatives and similar repositories for SCIC
Users that are interested in SCIC are comparing it to the libraries listed below
Sorting:
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆32Updated 6 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆17Updated 4 months ago
- ☆16Updated 3 years ago
- Schematic, Layout Design & Simulation in 180nm Technology☆22Updated 4 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆26Updated 4 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- Framework Open EDA Gui☆68Updated 9 months ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- Another tiny RISC-V implementation☆59Updated 4 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆29Updated last year
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 7 months ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Updated 2 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- A series of CORDIC related projects☆113Updated 10 months ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 6 years ago
- ☆32Updated last week
- USB Full Speed PHY☆46Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆63Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- Demo SoC for SiliconCompiler.☆61Updated last week
- RISC-V Nox core☆68Updated 2 months ago
- Custom IC Design Platform☆31Updated this week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated this week
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago