addisonElliott / SCICLinks
Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.
☆14Updated 7 years ago
Alternatives and similar repositories for SCIC
Users that are interested in SCIC are comparing it to the libraries listed below
Sorting:
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆35Updated 6 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆26Updated 6 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆20Updated 7 months ago
- Schematic, Layout Design & Simulation in 180nm Technology☆22Updated 5 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Updated 2 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆25Updated 4 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆38Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆95Updated last week
- Time to Digital Converter (TDC)☆36Updated 4 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 5 years ago
- Framework Open EDA Gui☆74Updated last year
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆22Updated this week
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆37Updated 3 years ago
- Hardware and Software Co-design implementations☆14Updated 6 years ago
- DDR4 Simulation Project in System Verilog☆43Updated 11 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- turbo 8051☆29Updated 8 years ago
- VHDL PCIe Transceiver☆31Updated 5 years ago
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated 2 years ago
- Wishbone interconnect utilities☆43Updated 10 months ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 2 weeks ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Triple Modular Redundancy☆28Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago