addisonElliott / SCIC
Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.
☆14Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for SCIC
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆15Updated 5 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆20Updated 5 years ago
- Framework Open EDA Gui☆60Updated this week
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆26Updated 3 years ago
- DDR4 Simulation Project in System Verilog☆32Updated 10 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- cdsAsync: An Asynchronous VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- SystemVerilog Logger☆16Updated 2 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆21Updated 3 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆16Updated last year
- ☆39Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆13Updated 4 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆30Updated 2 months ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆26Updated 3 years ago
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆18Updated 3 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆13Updated last year
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆13Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆28Updated last month
- ☆14Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- VSD workshop - Phase Locked Loop(PLL) IC Design☆14Updated 3 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆22Updated this week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- BAG framework☆41Updated 4 months ago
- ☆36Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago