addisonElliott / SCICLinks
Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.
☆14Updated 6 years ago
Alternatives and similar repositories for SCIC
Users that are interested in SCIC are comparing it to the libraries listed below
Sorting:
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆11Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆17Updated 2 months ago
- Schematic, Layout Design & Simulation in 180nm Technology☆21Updated 4 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated this week
- Extensible FPGA control platform☆62Updated 2 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆28Updated 6 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆23Updated 4 years ago
- VHDL PCIe Transceiver☆28Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- Framework Open EDA Gui☆68Updated 7 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- ☆31Updated this week
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- ☆30Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- ☆33Updated 2 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Updated 7 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- A collection of Opal Kelly provided design resources☆16Updated 4 months ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- ☆16Updated 3 years ago