Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.
☆14Nov 29, 2018Updated 7 years ago
Alternatives and similar repositories for SCIC
Users that are interested in SCIC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog & Verilog Module I/O parser and printer☆25Jul 25, 2021Updated 4 years ago
- A risc-v simulator based on SystrmC☆14Jan 7, 2022Updated 4 years ago
- Repository for VSD-IAT Workshop: Physical Verification using SKY130☆10Aug 15, 2021Updated 4 years ago
- Web interface for job information☆14Jul 23, 2020Updated 5 years ago
- Angstrom repository with updated layers file☆11Jul 9, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- Gate-Level Simulation on a GPU☆10Nov 22, 2016Updated 9 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆40Dec 4, 2020Updated 5 years ago
- LimeSDR with Matlab☆11Dec 30, 2019Updated 6 years ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆15Apr 12, 2026Updated 2 weeks ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆19May 26, 2021Updated 4 years ago
- ☆15Mar 28, 2026Updated last month
- Tool to connect the workstation to the pulp targets abd interact with them☆11Oct 22, 2020Updated 5 years ago
- ☆17Apr 7, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Antelope cryptography library for ECC, RSA and SHA-3☆10Mar 12, 2025Updated last year
- Graphical tool to aid in the analysis of Programmable Array Logic (PAL) devices.☆11Mar 16, 2024Updated 2 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- Pulp virtual platform☆24Jul 16, 2025Updated 9 months ago
- Tool for processing and analyzing pressure measurements☆19Feb 24, 2026Updated 2 months ago
- Useful Cadence skill scripts☆20Aug 14, 2019Updated 6 years ago
- Simple table tennis game implemented in Verilog for the DE0-Nano☆13Sep 27, 2019Updated 6 years ago
- Simple model of BPSK, QPSK & 8QAM Modulator and Demodulator in MATLAB.☆19Jul 30, 2018Updated 7 years ago
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Reed-Solomon (RS) Encoder/Decoder + Channel Simulation☆19Mar 24, 2022Updated 4 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- Tools for accessing data from the DEXCOM Share API and acting on it☆10Nov 5, 2017Updated 8 years ago
- Servidor rest☆25Sep 30, 2015Updated 10 years ago
- Betrusted embedded controller (UP5K)☆49Dec 22, 2023Updated 2 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 9 years ago
- This repository contains 3D printable models for our book, Make: Calculus☆33Jun 13, 2024Updated last year
- Demonstration how to build a Management Web interface to interact with the FPGA fabric and change the FPGA configuration with the Django …☆12Jun 27, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Utilities for working with Cadence's SKILL/SKILL++ including a unit testing framework.☆48Nov 6, 2020Updated 5 years ago
- Learn and build GPU RTL from scratch☆20Aug 1, 2025Updated 9 months ago
- VHDL simulation model for PADAUK PDK microcontrollers☆21May 20, 2020Updated 5 years ago
- A modern implementation of a classic screensaver☆19Apr 7, 2022Updated 4 years ago
- Header only c++ expression parsing library with AST building and GLSL shader generation☆20Jul 1, 2014Updated 11 years ago
- This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …☆24Dec 17, 2019Updated 6 years ago
- Motorcycle ECU STM32 ARM Cortex 4 source code and hardware PCB design☆11Feb 10, 2022Updated 4 years ago