C++ implementation for Sequence Pair fixed-outline chip floorplanner
☆12Dec 27, 2022Updated 3 years ago
Alternatives and similar repositories for Sequence-Pair-Floorplanner
Users that are interested in Sequence-Pair-Floorplanner are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Dec 11, 2022Updated 3 years ago
- Corblivar is a simulated-annealing-based floorplanning suite for 3D ICs☆33Jun 1, 2024Updated 2 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆25Jun 25, 2018Updated 8 years ago
- EasyLabel: RGBD-dataset creation tool☆13Mar 21, 2022Updated 4 years ago
- Parallel Simulated annealing in GPU using CUDA (used for floorplanning problem)☆12Jun 4, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- C++ implementation for Fiduccia-Mattheyses Heuristic☆11Jan 9, 2023Updated 3 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 4 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated last year
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- Data Structure and Algorithm with C (2021 Spring)☆11Jun 18, 2026Updated 3 weeks ago
- Source code of the processing-in-memory simulator used in the GRIM-Filter paper published at BMC Genomics in 2018: "GRIM-Filter: Fast See…☆11Feb 5, 2018Updated 8 years ago
- Computer-aided VLSI System design, EEE 5022, National Taiwan University, 2018 Spring☆19Sep 19, 2018Updated 7 years ago
- Educational linear algebra algorithms☆11Feb 20, 2021Updated 5 years ago
- ☆13Apr 16, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17May 9, 2022Updated 4 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆71Sep 22, 2025Updated 9 months ago
- ☆16Jun 30, 2024Updated 2 years ago
- Verilog implementation of Bresenham's line drawing algorithm.☆14May 11, 2026Updated last month
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Jan 23, 2021Updated 5 years ago
- Library of corner stitching structure☆19Jun 3, 2015Updated 11 years ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆20May 26, 2021Updated 5 years ago
- Android中文拼音排序以及中文笔划排序和英文排序，实现类似微信登录选择国家地区列表的功能☆24Jan 28, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple header library of basic C++ graph classes☆10Feb 12, 2020Updated 6 years ago
- An implementation of the Equivariant Graph Neural Network (EGNN) layer type for DGL-PyTorch.☆15Dec 27, 2022Updated 3 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆16Jan 29, 2024Updated 2 years ago
- Determine and detect the end-of-line format, tabs, bom, and nul characters☆20May 2, 2025Updated last year
- ☆23Nov 25, 2024Updated last year
- Advanced Programming for Computer Design Problems☆17Aug 28, 2021Updated 4 years ago
- A collection of tree data structures implemented in Python☆11Feb 26, 2024Updated 2 years ago
- Espresso heuristic logic minimizer made C++20 Windows 10 compatible - University of California, Berkeley☆68Apr 21, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Scalable In-Memory Acceleration With Mesh: Device, Circuits, Architecture, and Algorithm☆15Oct 11, 2020Updated 5 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Oct 9, 2020Updated 5 years ago
- ☆29Apr 15, 2025Updated last year
- An attempt to create a free PROFINET daemon☆15Oct 24, 2018Updated 7 years ago
- Userspace USB driver for CAN to USB adapters - based on the Kvaser canlib API☆19Feb 22, 2020Updated 6 years ago
- xport 是一个轻量且使用方便的http推流库。通过它，你可以让自定义的媒体数据轻易地在任意播放器上播放。☆26Dec 29, 2019Updated 6 years ago
- ☆17Jun 12, 2026Updated 3 weeks ago