Alternatives and similar repositories for Sequence-Pair-Floorplanner

Users that are interested in Sequence-Pair-Floorplanner are comparing it to the libraries listed below

• EricLu1218 / Physical_Design_Automation
  NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…
  ☆42Updated 2 months ago
• twweeb / VLSI-Physical-Design-Automation
  Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
  ☆49Updated 4 years ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆76Updated 7 years ago
• jasonchen1221 / HB--tree-based-SA-scheme-for-analog-floorplan-design
  ☆10Updated 2 years ago
• NTU-LaDS-II / FAN_ATPG
  FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool
  ☆101Updated 4 months ago
• cuhk-eda / Xplace
  Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization
  ☆146Updated 5 months ago
• ycchen218 / EDA-IRdrop-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.
  ☆33Updated 2 years ago
• shahsaumya00 / D-Algorithm-Combinational
  Combinational ATPG generator based on D-Algorithm
  ☆16Updated 5 years ago
• Daikon-Sun / Physical-Design-for-Nanometer-ICs
  Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)
  ☆43Updated 6 years ago
• chengengjie / salt
  Steiner Shallow-Light Tree for VLSI Routing
  ☆57Updated last year
• cuhk-eda / cu-gr-2
  ☆47Updated last year
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆139Updated 2 years ago
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆161Updated 7 months ago
• cuhk-eda / dr-cu
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆139Updated 2 years ago
• RsynTeam / rsyn-x
  Rsyn – An Extensible Physical Synthesis Framework
  ☆132Updated last year
• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆87Updated 7 months ago
• ABKGroup / PlacementEssentialReadings
  ☆58Updated 4 years ago
• The-OpenROAD-Project / RePlAce
  RePlAce global placement tool
  ☆241Updated 5 years ago
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆94Updated 4 years ago
• geziangfinn / easyPlace
  Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS
  ☆53Updated last year
• Centre-for-Hardware-Security / asap7_reference_design
  reference block design for the ASAP7nm library in Cadence Innovus
  ☆51Updated last year
• bu-icsg / TAP-2.5D
  ☆37Updated 4 years ago
• ABKGroup / MBFFClustering
  ☆13Updated last year
• DfX-NYUAD / Corblivar
  Corblivar is a simulated-annealing-based floorplanning suite for 3D ICs
  ☆32Updated last year
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆58Updated 5 years ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆107Updated last year
• sanggido / OpenDP
  Open Source Detailed Placement engine
  ☆40Updated 6 years ago
• NVlabs / INSTA
  ☆89Updated 5 months ago
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆32Updated 5 years ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆187Updated 6 months ago