mirkat1206 / Sequence-Pair-Floorplanner
C++ implementation for Sequence Pair fixed-outline chip floorplanner
☆11Updated 2 years ago
Alternatives and similar repositories for Sequence-Pair-Floorplanner:
Users that are interested in Sequence-Pair-Floorplanner are comparing it to the libraries listed below
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆28Updated last year
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆41Updated 4 years ago
- VLSI EDA Global Router☆71Updated 7 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆115Updated 2 months ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 6 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆28Updated 4 months ago
- ☆44Updated last year
- ICCAD-2021-B☆12Updated 3 years ago
- ☆28Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆128Updated 2 years ago
- ☆20Updated last month
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆50Updated 7 months ago
- ☆24Updated 3 years ago
- DATC RDF☆49Updated 4 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆21Updated 6 months ago
- ☆13Updated 5 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated last year
- NTHU CS6135 VLSI Physical Design Automation (2022 Fall)☆13Updated 2 years ago
- A LEF/DEF Utility.☆27Updated 5 years ago
- Open Source Detailed Placement engine☆36Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆123Updated 7 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆13Updated 3 years ago
- ☆24Updated last year
- GPU-based logic synthesis tool☆81Updated 7 months ago
- ☆52Updated 3 years ago
- Routing Visualization for Physical Design☆18Updated 6 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆137Updated last week
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated 6 months ago