Custom 64-bit pipelined RISC processor
☆18Dec 8, 2025Updated 10 months ago
Alternatives and similar repositories for risc63
Users that are interested in risc63 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated 2 years ago
- A Y86-64 processor implemented using Verilog☆17Aug 21, 2021Updated 5 years ago
- An 8-Bit CPU implemented in an FPGA☆22Jun 8, 2020Updated 6 years ago
- This repository contains all major projects completed as part of the EECS 4612: Digital VLSI Design course at York University. The projec…☆13Jul 12, 2025Updated last year
- An Inventory of mostly open-source Soft Core Processors. Although many have FPGA stats, many do not.☆10Oct 12, 2026Updated 3 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆14Aug 7, 2024Updated 2 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆23Sep 2, 2023Updated 3 years ago
- RISC V 32 bit Base ISA Implementation.☆15May 28, 2024Updated 2 years ago
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆15Nov 13, 2024Updated last year
- ☆18Jun 12, 2023Updated 3 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆18Aug 13, 2023Updated 3 years ago
- MRSIC32 ISA documentation and development☆91Sep 2, 2023Updated 3 years ago
- ☆16Apr 8, 2023Updated 3 years ago
- Open Source VLSI Tools☆35Feb 6, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 3 years ago
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 5 years ago
- ☆15Nov 26, 2025Updated 11 months ago
- ☆22Oct 20, 2025Updated last year
- HARV - HArdened Risc-V☆20Mar 10, 2022Updated 4 years ago
- Buildroot config for EBAZ4205☆19Feb 18, 2021Updated 5 years ago
- USB capture IP☆27Jun 6, 2020Updated 6 years ago
- ☆19Nov 1, 2025Updated last year
- My implementation of the 65k processor core, a 6502 blown up to 64bit☆20Oct 16, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆128Feb 19, 2016Updated 10 years ago
- Board files to build the ZCU111 PYNQ image☆22Oct 11, 2022Updated 4 years ago
- Examples for compiling code using the RISC-V gnu toolchain☆21Jan 3, 2026Updated 10 months ago
- Digital Design Labs☆25Dec 21, 2018Updated 7 years ago
- Open-Source HLS Examples for Microchip FPGAs☆57Oct 16, 2026Updated 3 weeks ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 12 years ago
- ApHMM-GPU is the first GPU implementation of the Baum-Welch algorithm for profile Hidden Markov Models (pHMMs). It includes many of the s…☆11Jul 21, 2022Updated 4 years ago
- [NeurIPS'24] Official Implementation for "Are Large-scale Soft Labels Necessary for Large-scale Dataset Distillation?"☆11Nov 13, 2024Updated last year
- BareMetal for Firecracker☆11Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆140Jul 11, 2025Updated last year
- OpenSPARC-based SoC☆78Jul 17, 2014Updated 12 years ago
- Implements the "cucumber" BDD framework in the nim language.☆10Dec 27, 2016Updated 9 years ago
- An IBM System/360 Model 30 in VHDL☆32Nov 25, 2025Updated 11 months ago
- Amazon Simple Storage Service (AWS S3) basic API support☆14May 9, 2025Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆34Jun 12, 2023Updated 3 years ago
- RISC-V AIA in Chisel☆14Updated this week