dominiksalvet / risc63View external linksLinks
Custom 64-bit pipelined RISC processor
☆18Dec 8, 2025Updated 2 months ago
Alternatives and similar repositories for risc63
Users that are interested in risc63 are comparing it to the libraries listed below
Sorting:
- A Y86-64 processor implemented using Verilog☆16Aug 21, 2021Updated 4 years ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- FPGA and CPU-Based power system's simulator☆20Apr 7, 2021Updated 4 years ago
- ☆12Dec 30, 2018Updated 7 years ago
- An 8-Bit CPU implemented in an FPGA☆21Jun 8, 2020Updated 5 years ago
- ☆12May 21, 2024Updated last year
- Digital Design Labs☆25Dec 21, 2018Updated 7 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Sep 2, 2023Updated 2 years ago
- Multi-threaded INET Framework for V2X Communications☆10May 30, 2019Updated 6 years ago
- ANSAINET extends INET framework for OMNeT++☆19Mar 31, 2019Updated 6 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Oct 16, 2017Updated 8 years ago
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆44Mar 7, 2024Updated last year
- ☆10Mar 14, 2025Updated 11 months ago
- skywater 130nm pdk☆41Feb 10, 2026Updated last week
- Very Low Accuracy Digital Setting Circles☆10May 23, 2017Updated 8 years ago
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 3 months ago
- CrazyDiskInfo is an interactive TUI S.M.A.R.T viewer for Unix systems.☆10Aug 9, 2022Updated 3 years ago
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- pickle - Java object serialization library☆10Dec 2, 2023Updated 2 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Source files for building OMNeT++ related docker images☆13Dec 8, 2025Updated 2 months ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆55Sep 18, 2016Updated 9 years ago
- VHDL source file project for a hardware in the loop simulation of a permanen magnet motor with field oriented control design☆11Nov 22, 2022Updated 3 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- OpenFlow model for OMNeT++ and the INET Framework☆12Jul 17, 2025Updated 7 months ago
- Design and UVM Verification of an ALU☆10Jun 14, 2024Updated last year
- FPGA Guide☆14Jan 2, 2022Updated 4 years ago
- Issuing arbitrary Commodore DOS commands from the command line☆13Apr 5, 2017Updated 8 years ago
- Perceptron-based branch predictor written in C++☆12Dec 14, 2016Updated 9 years ago
- Basic Circuits in Logisim☆11Jan 28, 2019Updated 7 years ago
- 2.8" TFT Touch Shield For Arduino☆12Jul 17, 2019Updated 6 years ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago