dominiksalvet / risc63Links
Custom 64-bit pipelined RISC processor
☆18Updated 10 months ago
Alternatives and similar repositories for risc63
Users that are interested in risc63 are comparing it to the libraries listed below
Sorting:
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆47Updated 2 weeks ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated this week
- ☆16Updated 3 weeks ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated last week
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆17Updated 5 years ago
- A pipelined RISC-V processor☆57Updated last year
- ☆40Updated 3 months ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆44Updated 2 years ago
- ☆35Updated 6 months ago
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆21Updated last week
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- M-extension for RISC-V cores.☆31Updated 6 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated last week
- ☆59Updated 3 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆28Updated 6 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- OpenRISC processor IP core based on Tomasulo algorithm☆32Updated 3 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- Tiny Tapeout GDS Action (using OpenLane)☆12Updated last month
- Extended and external tests for Verilator testing☆16Updated 2 weeks ago