pulp-platform / hero-sdkLinks
⛔ DEPRECATED ⛔ HERO Software Development Kit
☆20Updated 3 years ago
Alternatives and similar repositories for hero-sdk
Users that are interested in hero-sdk are comparing it to the libraries listed below
Sorting:
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated this week
- RISC-V GPGPU☆34Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 8 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Useful utilities for BAR projects☆31Updated last year
- Simple runtime for Pulp platforms☆48Updated last week
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆47Updated 4 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- Pulp virtual platform☆23Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated 3 weeks ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆20Updated 3 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- ☆33Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 3 months ago
- OmniXtend cache coherence protocol☆82Updated last week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated last week
- Mirror of tachyon-da cvc Verilog simulator☆46Updated last year
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆12Updated 2 months ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- PCI Express controller model☆57Updated 2 years ago
- FastPath_MP: An FPGA-based multi-path architecture for direct access from FPGA to NVMe SSD☆33Updated 4 years ago
- Chisel Things for OFDM☆32Updated 4 years ago