pulp-platform / hero-sdk
⛔ DEPRECATED ⛔ HERO Software Development Kit
☆20Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for hero-sdk
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆18Updated this week
- RISC-V GPGPU☆34Updated 4 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆14Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- ☆15Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- FGPU is a soft GPU architecture general purpose computing☆56Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆90Updated this week
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆43Updated 5 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆33Updated 2 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- ☆21Updated 7 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆94Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆32Updated 2 weeks ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- ☆34Updated this week
- PCI Express controller model☆45Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆33Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆78Updated last month
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- Pulp virtual platform☆21Updated 2 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆72Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated this week
- ☆131Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago