pulp-platform / hero-sdkLinks
⛔ DEPRECATED ⛔ HERO Software Development Kit
☆20Updated 4 years ago
Alternatives and similar repositories for hero-sdk
Users that are interested in hero-sdk are comparing it to the libraries listed below
Sorting:
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- OmniXtend cache coherence protocol☆82Updated 7 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- RISC-V GPGPU☆36Updated 5 years ago
- PCI Express controller model☆71Updated 3 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- ☆88Updated 3 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 3 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆144Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆114Updated 2 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆48Updated 6 months ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆169Updated 5 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆152Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆161Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Simple runtime for Pulp platforms☆50Updated 2 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆175Updated 5 years ago
- Connectal is a framework for software-driven hardware development.☆176Updated 2 years ago
- Next generation CGRA generator☆118Updated last week
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- ☆15Updated 4 years ago