pulp-platform / hero-sdkLinks
⛔ DEPRECATED ⛔ HERO Software Development Kit
☆21Updated 3 years ago
Alternatives and similar repositories for hero-sdk
Users that are interested in hero-sdk are comparing it to the libraries listed below
Sorting:
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- OmniXtend cache coherence protocol☆82Updated 4 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- Simple runtime for Pulp platforms☆49Updated last month
- ☆50Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆122Updated this week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- ☆15Updated 4 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- Next generation CGRA generator☆115Updated this week
- PCI Express controller model☆68Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- RISC-V GPGPU☆35Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- ☆61Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- ☆44Updated 5 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago