pulp-platform / hero-sdkLinks
⛔ DEPRECATED ⛔ HERO Software Development Kit
☆20Updated 4 years ago
Alternatives and similar repositories for hero-sdk
Users that are interested in hero-sdk are comparing it to the libraries listed below
Sorting:
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 4 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆116Updated 2 years ago
- ☆88Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- pulp_soc is the core building component of PULP based SoCs☆82Updated 10 months ago
- PCI Express controller model☆71Updated 3 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Updated 4 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆145Updated last year
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆48Updated 6 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆106Updated 7 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆175Updated 5 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆194Updated 4 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Updated 3 weeks ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- OmniXtend cache coherence protocol☆82Updated 7 months ago
- FGPU is a soft GPU architecture general purpose computing☆61Updated 5 years ago
- Next generation CGRA generator☆118Updated last week
- SoCRocket - Core Repository☆38Updated 8 years ago