Alternatives and similar repositories for IntTraps

Users that are interested in IntTraps are comparing it to the libraries listed below

• thomashirtz / pytaurus
  Repository that provide a wrapper to use the software TCAD Sentaurus with Python.
  ☆48Updated 10 months ago
• LGG1997 / FPGA_TDC_1_0
  ☆10Updated 2 years ago
• cogenda / Genius-TCAD-Open
  Open-source version of the Genius Semiconductor Device Simulator
  ☆138Updated 5 years ago
• cogenda / Suprem4
  Suprem4 Semiconductor Process Simulator of Stanford Univ.
  ☆36Updated 10 years ago
• PranavGovekar / tdcOnFPGA
  Implementation of tappped delay line TDC on FPGA
  ☆13Updated 2 years ago
• kadomoto / picture-to-gds
  Python script to convert image files to GDSII files
  ☆62Updated 3 months ago
• cjhonlyone / ADC-lvds
  Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
  ☆49Updated 2 years ago
• devsim / devsim
  TCAD Semiconductor Device Simulator
  ☆195Updated 4 months ago
• cogenda / pyEDA
  A python framework for EDA applications.
  ☆34Updated 14 years ago
• shinde-shantanu / FPGA_TDC
  Time to Digital Converter on an FPGA
  ☆14Updated 4 years ago
• dspsandbox / FPGA-Notes-for-Scientists
  ☆36Updated 2 weeks ago
• quartiq / redpid
  migen + misoc + redpitaya = digital servo
  ☆39Updated 6 years ago
• RuiMachado39 / TDC
  Verilog implementation of a tapped delay line TDC
  ☆39Updated 6 years ago
• MK8J / semiconductorDefects
  A collation of defect parameters in semiconductors
  ☆11Updated 4 years ago
• DipeshNiraula / RRAM-COMSOL-Model
  Comprehensive numerical modeling of filamentary RRAM devices including voltage ramp-rate and cycle-to-cycle variations
  ☆20Updated last year
• madamic / zynq_tdc
  A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC
  ☆60Updated 3 years ago
• MK8J / semiconductor
  a place for semiconductor models
  ☆14Updated 7 years ago
• WarwickEPR / RePLIA
  FPGA Based lock in amplifier
  ☆33Updated last year
• wulffern / aicex
  Files for Advanced Integrated Circuits
  ☆28Updated 2 months ago
• alex123go / RedPitaya_Acquisition
  Transform the Red Pitaya in an acquisition card
  ☆30Updated 3 years ago
• hkhajanchi / fpga-pid
  Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA
  ☆32Updated 4 years ago
• red435 / verilog_APB_SPI_interface
  SPI interface connect to APB BUS with Verilog HDL
  ☆31Updated 3 years ago
• sbourdeauducq / serdes-tdc
  SERDES-based TDC core for Spartan-6
  ☆18Updated 12 years ago
• LemurPwned / cmtj
  Simulate multilayer magnetic structures in Python and C++
  ☆36Updated 2 weeks ago
• wulffern / aic2023
  Advanced integrated circuits 2023
  ☆30Updated last year
• rohinthram / avsd_opamp
  Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology
  ☆19Updated 2 years ago
• Xilinx / RFSoC-MTS
  A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).
  ☆23Updated last year
• charkster / spi_slave_verilog
  SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs
  ☆15Updated 5 years ago
• muhammadaldacher / Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp
  This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.
  ☆31Updated 3 years ago
• sarafs1926 / ZCU216-PYNQ
  Board repo for the ZCU216 RFSOC
  ☆27Updated 2 years ago