Alternatives and similar repositories for IntTraps:

Users that are interested in IntTraps are comparing it to the libraries listed below

• thomashirtz / pytaurus
  Repository that provide a wrapper to use the software TCAD Sentaurus with Python.
  ☆45Updated 7 months ago
• LGG1997 / FPGA_TDC_1_0
  ☆10Updated 2 years ago
• cogenda / Suprem4
  Suprem4 Semiconductor Process Simulator of Stanford Univ.
  ☆35Updated 10 years ago
• kadomoto / picture-to-gds
  Python script to convert image files to GDSII files
  ☆60Updated last week
• zwh42 / KLayout-PyMacros
  Python library for KLayout (https://www.klayout.de/)
  ☆24Updated 4 years ago
• bmurmann / COCOA
  COCOA: Collaborative Compendium on Analog Integrated Circuits
  ☆15Updated last month
• muhammadaldacher / Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp
  This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.
  ☆30Updated 2 years ago
• DipeshNiraula / RRAM-COMSOL-Model
  Comprehensive numerical modeling of filamentary RRAM devices including voltage ramp-rate and cycle-to-cycle variations
  ☆18Updated 10 months ago
• muhammadaldacher / Analog-Design-of-Bootstrapped-Switch
  This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…
  ☆10Updated 5 years ago
• hkhajanchi / fpga-pid
  Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA
  ☆30Updated 4 years ago
• shinde-shantanu / FPGA_TDC
  Time to Digital Converter on an FPGA
  ☆14Updated 4 years ago
• cogenda / VA-BSIM48
  Verilog-A implementation of MOSFET model BSIM4.8
  ☆12Updated 5 years ago
• PranavGovekar / tdcOnFPGA
  Implementation of tappped delay line TDC on FPGA
  ☆13Updated 2 years ago
• jddes / Frequency-comb-DPLL
  Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya
  ☆39Updated 9 months ago
• cogenda / pyEDA
  A python framework for EDA applications.
  ☆34Updated 13 years ago
• gdsfactory / ubc
  UBC Siepic Ebeam PDK from edx course
  ☆27Updated this week
• MK8J / semiconductor
  a place for semiconductor models
  ☆14Updated 6 years ago
• hohlraum / gdsCAD
  A simple but powerful Python package for creating photolithography masks in the GDSII format.
  ☆92Updated last year
• rohinthram / avsd_opamp
  Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology
  ☆16Updated 2 years ago
• ulfgri / gdsii-toolbox
  Octave and MATLAB toolbox for GDSII stream format
  ☆66Updated 3 years ago
• cjhonlyone / ADC-lvds
  Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
  ☆49Updated 2 years ago
• muhammadaldacher / Layout-Design-of-an-8x8-SRAM-array
  The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…
  ☆69Updated 2 years ago
• zhangkunming0216 / FIFO_-asynchronous
  异步FIFO的内部实现
  ☆24Updated 6 years ago
• yrrapt / analog_sim
  A Spice simulation interface
  ☆9Updated 2 years ago
• efabless / raptor_soc_template
  Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.
  ☆18Updated 5 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆53Updated 7 years ago
• madamic / zynq_tdc
  A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC
  ☆55Updated 3 years ago
• red435 / verilog_APB_SPI_interface
  SPI interface connect to APB BUS with Verilog HDL
  ☆27Updated 3 years ago
• JefferyLi0903 / MMC
  MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计
  ☆21Updated last year
• charkster / spi_slave_verilog
  SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs
  ☆15Updated 5 years ago