Alternatives and similar repositories for IntTraps

Users that are interested in IntTraps are comparing it to the libraries listed below

• DipeshNiraula / RRAM-COMSOL-Model
  Comprehensive numerical modeling of filamentary RRAM devices including voltage ramp-rate and cycle-to-cycle variations
  ☆22Updated last year
• LGG1997 / FPGA_TDC_1_0
  ☆12Updated 3 years ago
• cogenda / pyEDA
  A python framework for EDA applications.
  ☆36Updated 14 years ago
• thomashirtz / pytaurus
  Repository that provide a wrapper to use the software TCAD Sentaurus with Python.
  ☆53Updated last year
• rohinthram / avsd_opamp
  Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology
  ☆21Updated 3 years ago
• devsim / devsim
  TCAD Semiconductor Device Simulator
  ☆217Updated 9 months ago
• cogenda / Suprem4
  Suprem4 Semiconductor Process Simulator of Stanford Univ.
  ☆36Updated 10 years ago
• madamic / zynq_tdc
  A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC
  ☆67Updated 4 years ago
• cogenda / Genius-TCAD-Open
  Open-source version of the Genius Semiconductor Device Simulator
  ☆146Updated 5 years ago
• kadomoto / picture-to-gds
  Python script to convert image files to GDSII files
  ☆65Updated 7 months ago
• red435 / verilog_APB_SPI_interface
  SPI interface connect to APB BUS with Verilog HDL
  ☆37Updated 4 years ago
• smartfoxdata / axi4lite_gpio
  General purpose IO port with AXI4-Lite interface
  ☆10Updated 7 months ago
• muhammadaldacher / Analog-Design-of-Asynchronous-SAR-ADC
  This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…
  ☆174Updated 10 months ago
• shinde-shantanu / FPGA_TDC
  Time to Digital Converter on an FPGA
  ☆14Updated 4 years ago
• stineje / ecen4303F23
  Files associated with Digital Integrated Circuits (ecen4303) at Oklahoma State University
  ☆10Updated last year
• Anthon1e / JESD204B-Transport-and-Data-Link-Layer
  Implementation of JESD204B Transport Layer & part of Data Link Layer
  ☆39Updated 4 years ago
• aryarenj / Convolutional-Neutral-Network-on-FPGA
  CNN on Artix-7 FPGA to perform pattern detection from a pool of objects
  ☆12Updated 7 years ago
• sscs-ose / sscs-chipathon-2024
  ☆84Updated 8 months ago
• RuiMachado39 / TDC
  Verilog implementation of a tapped delay line TDC
  ☆41Updated 6 years ago
• fsitok / gds3xtrude
  Simple 3D layout viewer for KLayout (Salt package)
  ☆20Updated 6 years ago
• Siddhi-95 / AHB-to-APB-Bridge-Verification
  Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.
  ☆97Updated 2 years ago
• nelsoncsc / ISP_UVM
  A Framework for Design and Verification of Image Processing Applications using UVM
  ☆106Updated 7 years ago
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆130Updated 4 years ago
• kiwa3927 / PVconverter
  PVconverter is a language translation tool which can convert the commonly used physical verification programming languages to each other.…
  ☆15Updated 3 years ago
• bmurmann / EE628
  EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)
  ☆164Updated last month
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 8 years ago
• wulffern / aic2023
  Advanced integrated circuits 2023
  ☆32Updated last year
• Starrynightzyq / Delta-Sigma-Modulator
  Delta-Sigma modulator (DSM) for fractional phase locked loop.
  ☆30Updated 4 years ago
• zhujialin2018 / mumax3-STT-SOT
  mumax3 with sot(spin orbit torque)
  ☆10Updated 2 years ago
• alknvl / axis_udp
  This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…
  ☆59Updated 3 years ago