elchatz / IntTrapsLinks
400 nm SiO2 capacitor simulation of interface trap formation with state transitions in Sentaurus TCAD
☆13Updated 8 years ago
Alternatives and similar repositories for IntTraps
Users that are interested in IntTraps are comparing it to the libraries listed below
Sorting:
- A python framework for EDA applications.☆37Updated 14 years ago
- Comprehensive numerical modeling of filamentary RRAM devices including voltage ramp-rate and cycle-to-cycle variations☆24Updated last year
- Repository that provide a wrapper to use the software TCAD Sentaurus with Python.☆55Updated last year
- TCAD Semiconductor Device Simulator☆240Updated 3 months ago
- Python script to convert image files to GDSII files☆69Updated 10 months ago
- Open-source version of the Genius Semiconductor Device Simulator☆153Updated 5 years ago
- ☆12Updated 3 years ago
- Python library for SerDes modelling☆79Updated last year
- ☆83Updated 11 months ago
- ☆24Updated last year
- StatOpt Tool in Python☆16Updated 2 years ago
- Suprem4 Semiconductor Process Simulator of Stanford Univ.☆38Updated 11 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Updated 8 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆80Updated 2 years ago
- Code implementing the system of nonlinear equations that describes nonlinearities in silicon microring modulators.☆10Updated 4 years ago
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆31Updated this week
- PVconverter is a language translation tool which can convert the commonly used physical verification programming languages to each other.…☆15Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆15Updated 2 years ago
- Verilog-A simulation models☆90Updated 2 months ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Updated 6 years ago
- Parasitic Extraction for KLayout☆37Updated last week
- Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology☆22Updated 3 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆172Updated 5 months ago
- Custom IC Creator Simulation tools☆20Updated 2 weeks ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆52Updated last week
- SPI interface connect to APB BUS with Verilog HDL☆39Updated 4 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆24Updated last year
- Advanced integrated circuits 2023☆32Updated last year
- Octave and MATLAB toolbox for GDSII stream format☆75Updated 4 years ago