Alternatives and similar repositories for IntTraps

Users that are interested in IntTraps are comparing it to the libraries listed below

• LGG1997 / FPGA_TDC_1_0
  ☆12Updated 3 years ago
• DipeshNiraula / RRAM-COMSOL-Model
  Comprehensive numerical modeling of filamentary RRAM devices including voltage ramp-rate and cycle-to-cycle variations
  ☆24Updated last year
• thomashirtz / pytaurus
  Repository that provide a wrapper to use the software TCAD Sentaurus with Python.
  ☆56Updated last year
• PranavGovekar / tdcOnFPGA
  Implementation of tappped delay line TDC on FPGA
  ☆13Updated 3 years ago
• shinde-shantanu / FPGA_TDC
  Time to Digital Converter on an FPGA
  ☆18Updated 5 years ago
• cogenda / pyEDA
  A python framework for EDA applications.
  ☆37Updated 14 years ago
• cogenda / Suprem4
  Suprem4 Semiconductor Process Simulator of Stanford Univ.
  ☆38Updated 11 years ago
• cjhonlyone / ADC-lvds
  Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
  ☆62Updated 3 years ago
• madamic / zynq_tdc
  A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC
  ☆71Updated 4 years ago
• kadomoto / picture-to-gds
  Python script to convert image files to GDSII files
  ☆70Updated 11 months ago
• rohinthram / avsd_opamp
  Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology
  ☆23Updated 3 years ago
• marceluda / rp_lock-in_pid
  Lock-in and PID application for RedPitaya enviroment
  ☆56Updated 5 months ago
• RuiMachado39 / TDC
  Verilog implementation of a tapped delay line TDC
  ☆46Updated 7 years ago
• fsitok / gds3xtrude
  Simple 3D layout viewer for KLayout (Salt package)
  ☆20Updated 6 years ago
• dspsandbox / FPGA-Notes-for-Scientists
  ☆47Updated 2 months ago
• WarwickEPR / RePLIA
  FPGA Based lock in amplifier
  ☆37Updated 2 years ago
• cogenda / Genius-TCAD-Open
  Open-source version of the Genius Semiconductor Device Simulator
  ☆157Updated 5 years ago
• lukasc-ubc / edX-Phot1x
  edX silicon photonics course
  ☆12Updated 7 years ago
• ulfgri / gdsii-toolbox
  Octave and MATLAB toolbox for GDSII stream format
  ☆77Updated 4 years ago
• samsamfire / Kalman_Fpga
  Fixed Point Kalman filter for fpga
  ☆23Updated 5 years ago
• sbourdeauducq / serdes-tdc
  SERDES-based TDC core for Spartan-6
  ☆18Updated 13 years ago
• nhandyal / Verilog-Spectrum-Analyzer
  FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.
  ☆14Updated 13 years ago
• gdsfactory / ubc
  UBC Siepic Ebeam PDK from edx course
  ☆32Updated last week
• devsim / devsim
  TCAD Semiconductor Device Simulator
  ☆245Updated 3 weeks ago
• jddes / Frequency-comb-DPLL
  Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya
  ☆50Updated 2 months ago
• mdecea / power_handling_Si_resonators
  Code implementing the system of nonlinear equations that describes nonlinearities in silicon microring modulators.
  ☆10Updated 4 years ago
• mgarc729 / lithography-GDSII-format-generator
  ☆13Updated 8 years ago
• iic-jku / klayout-pex
  Parasitic Extraction for KLayout
  ☆39Updated this week
• muhammadaldacher / Analog-Design-of-1.9-GHz-PLL-system
  This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…
  ☆81Updated 2 years ago
• charkster / spi_slave_verilog
  SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs
  ☆20Updated 6 years ago