elchatz / IntTrapsLinks
400 nm SiO2 capacitor simulation of interface trap formation with state transitions in Sentaurus TCAD
☆12Updated 8 years ago
Alternatives and similar repositories for IntTraps
Users that are interested in IntTraps are comparing it to the libraries listed below
Sorting:
- Repository that provide a wrapper to use the software TCAD Sentaurus with Python.☆52Updated last year
- ☆12Updated 3 years ago
- Comprehensive numerical modeling of filamentary RRAM devices including voltage ramp-rate and cycle-to-cycle variations☆22Updated last year
- Python script to convert image files to GDSII files☆64Updated 6 months ago
- Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology☆21Updated 3 years ago
- Advanced integrated circuits 2023☆31Updated last year
- Implementation of tappped delay line TDC on FPGA☆13Updated 2 years ago
- TCAD Semiconductor Device Simulator☆214Updated 8 months ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆72Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- Simple 3D layout viewer for KLayout (Salt package)☆20Updated 6 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆172Updated 9 months ago
- ☆84Updated 7 months ago
- Lithography Hotspot detection using Deep Learning. Source code for the paper.☆19Updated 6 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Updated 6 years ago
- A python framework for EDA applications.☆35Updated 14 years ago
- repository for a bandgap voltage reference in SKY130 technology☆39Updated 2 years ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆27Updated 5 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆40Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆33Updated 3 years ago
- A python3 gm/ID starter kit☆52Updated 2 weeks ago
- ☆12Updated 2 years ago
- SiEPIC EBeam PDK & Library, for SiEPIC-Tools and KLayout☆233Updated 2 weeks ago
- Open-source version of the Genius Semiconductor Device Simulator☆146Updated 5 years ago
- A simple but powerful Python package for creating photolithography masks in the GDSII format.☆92Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆66Updated 3 years ago
- Octave and MATLAB toolbox for GDSII stream format☆70Updated 4 years ago
- Custom IC Creator Simulation tools☆18Updated 3 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆96Updated 4 months ago
- PLL Designs on Skywater 130nm MPW☆21Updated last year