elchatz / IntTrapsLinks
400 nm SiO2 capacitor simulation of interface trap formation with state transitions in Sentaurus TCAD
☆13Updated 8 years ago
Alternatives and similar repositories for IntTraps
Users that are interested in IntTraps are comparing it to the libraries listed below
Sorting:
- A python framework for EDA applications.☆37Updated 14 years ago
- ☆12Updated 3 years ago
- Repository that provide a wrapper to use the software TCAD Sentaurus with Python.☆56Updated last year
- Time to Digital Converter on an FPGA☆18Updated 5 years ago
- Python script to convert image files to GDSII files☆70Updated 11 months ago
- Files associated with Digital Integrated Circuits (ecen4303) at Oklahoma State University☆10Updated 2 years ago
- Open-source version of the Genius Semiconductor Device Simulator☆157Updated 5 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆80Updated 2 years ago
- Verilog implementation of a tapped delay line TDC☆46Updated 7 years ago
- FPGA Based lock in amplifier☆37Updated 2 years ago
- Advanced integrated circuits 2023☆32Updated last year
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆113Updated 2 months ago
- Implementation of tappped delay line TDC on FPGA☆13Updated 3 years ago
- TCAD Semiconductor Device Simulator☆243Updated 3 weeks ago
- StatOpt Tool in Python☆16Updated 2 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆189Updated last year
- Comprehensive numerical modeling of filamentary RRAM devices including voltage ramp-rate and cycle-to-cycle variations☆24Updated last year
- Python library for SerDes modelling☆81Updated last year
- Suprem4 Semiconductor Process Simulator of Stanford Univ.☆38Updated 11 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆54Updated last year
- Cadence Virtuoso Design Management System☆36Updated 3 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆20Updated 6 years ago
- AMBA 3 AHB UVM TB☆35Updated 6 years ago
- Verilog RTL Design☆46Updated 4 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆83Updated 3 years ago
- Read Spectre PSF files☆72Updated last month
- ☆86Updated last year
- Post-quantum cryptography (PQC) - Falcon☆13Updated 9 months ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆15Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Updated 8 years ago