Alternatives and similar repositories for IntTraps:

Users that are interested in IntTraps are comparing it to the libraries listed below

• thomashirtz / pytaurus
  Repository that provide a wrapper to use the software TCAD Sentaurus with Python.
  ☆47Updated 8 months ago
• LGG1997 / FPGA_TDC_1_0
  ☆10Updated 2 years ago
• PranavGovekar / tdcOnFPGA
  Implementation of tappped delay line TDC on FPGA
  ☆13Updated 2 years ago
• shinde-shantanu / FPGA_TDC
  Time to Digital Converter on an FPGA
  ☆14Updated 4 years ago
• cogenda / Suprem4
  Suprem4 Semiconductor Process Simulator of Stanford Univ.
  ☆36Updated 10 years ago
• kadomoto / picture-to-gds
  Python script to convert image files to GDSII files
  ☆62Updated last month
• muhammadaldacher / Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp
  This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.
  ☆30Updated 3 years ago
• sbourdeauducq / serdes-tdc
  SERDES-based TDC core for Spartan-6
  ☆18Updated 12 years ago
• hkhajanchi / fpga-pid
  Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA
  ☆30Updated 4 years ago
• DipeshNiraula / RRAM-COMSOL-Model
  Comprehensive numerical modeling of filamentary RRAM devices including voltage ramp-rate and cycle-to-cycle variations
  ☆19Updated 11 months ago
• bosho86 / BallisticMobility
  Ballistic Mobility PMIs inside of Sentaurus S-Device
  ☆10Updated 4 years ago
• madamic / zynq_tdc
  A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC
  ☆58Updated 3 years ago
• zhangkunming0216 / FIFO_-asynchronous
  异步FIFO的内部实现
  ☆24Updated 6 years ago
• RuiMachado39 / TDC
  Verilog implementation of a tapped delay line TDC
  ☆39Updated 6 years ago
• charkster / spi_slave_verilog
  SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs
  ☆15Updated 5 years ago
• bmurmann / COCOA
  COCOA: Collaborative Compendium on Analog Integrated Circuits
  ☆16Updated this week
• cogenda / pyEDA
  A python framework for EDA applications.
  ☆34Updated 14 years ago
• muhammadaldacher / Analog-Design-of-Bootstrapped-Switch
  This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…
  ☆11Updated 5 years ago
• vladniculescu / High-Speed-FPGA-based-Data-Acquisition-System-100MSPS
  ☆17Updated last year
• zwh42 / KLayout-PyMacros
  Python library for KLayout (https://www.klayout.de/)
  ☆24Updated 4 years ago
• zlijingtao / Digital-Calibration-of-SAR-ADC
  Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)
  ☆55Updated 6 years ago
• gdsfactory / ubc
  UBC Siepic Ebeam PDK from edx course
  ☆27Updated last week
• mabrains / PLL_design
  PLL Designs on Skywater 130nm MPW
  ☆20Updated last year
• thesourcerer8 / OpenSourceTCAD
  Easy access to OpenSource TCAD Tools
  ☆37Updated 2 years ago
• gonzagab / tdc
  A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.
  ☆20Updated 7 years ago
• muhammadaldacher / Analog-design-of-10-GbaseKR-high-speed-serial-link-transceiver-in-65-nm-CMOS
  This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.
  ☆22Updated 6 years ago
• cogenda / Genius-TCAD-Open
  Open-source version of the Genius Semiconductor Device Simulator
  ☆131Updated 4 years ago
• vsdip / avsddac_3v3_sky130_v2
  ☆16Updated 2 years ago
• google / globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu7t5v0
  7 track standard cells for GF180MCU provided by GlobalFoundries.
  ☆26Updated 2 years ago
• w32agobot / SKY130_SAR-ADC
  Fully-differential asynchronous non-binary 12-bit SAR-ADC
  ☆33Updated last year