Verilog Code for I2C Protocol
☆20Nov 12, 2020Updated 5 years ago
Alternatives and similar repositories for I2C-Verilog
Users that are interested in I2C-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An i2c master controller implemented in Verilog☆37Jul 26, 2017Updated 9 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆20Jan 30, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Simple implementation of I2C interface written on Verilog and SystemC☆49Aug 26, 2017Updated 9 years ago
- Verilog I2C Slave☆26Aug 11, 2014Updated 12 years ago
- This Repository contains the Implementation of the AMBA APB4 Protocol with Verilog, featuring an APB master, APB slave with cache memory,…☆19Sep 5, 2024Updated 2 years ago
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 7 years ago
- I2C Master and Slave☆42Jul 15, 2015Updated 11 years ago
- I2S transciever implemented in Verilog HDL☆34Oct 11, 2017Updated 9 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆15Aug 26, 2024Updated 2 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆29Mar 3, 2026Updated 8 months ago
- ☆10Feb 16, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Jan 6, 2020Updated 6 years ago
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- A progressive course in digital design and verification covering UART, SPI, and I²C — from specification and RTL through UVM-based verifi…☆20May 30, 2026Updated 5 months ago
- Mirror of NeTV FPGA Verilog Code☆14Jan 21, 2012Updated 14 years ago
- opensource EDA tool flor VLSI design☆38Sep 17, 2023Updated 3 years ago
- 400 nm SiO2 capacitor simulation of interface trap formation with state transitions in Sentaurus TCAD☆18May 26, 2017Updated 9 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- Simulation files for Topics in Wireless Communications.☆15May 24, 2020Updated 6 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 5 years ago
- HDMI + GPU-pipeline + FFT☆15Mar 4, 2016Updated 10 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated 2 years ago
- Channel Estimation and Performance Evaluation of Multi-IRS Aided MIMO Communication System☆13Oct 16, 2021Updated 5 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- Example SystemVerilog UVM Environment☆11Jun 23, 2015Updated 11 years ago
- hardware implement of huffman coding(written in verilog)☆15Jul 30, 2017Updated 9 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆13Apr 1, 2020Updated 6 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated 2 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated 2 months ago
- ☆10Oct 16, 2023Updated 3 years ago
- This project deals with the axi4Lite protocol☆10Jun 2, 2025Updated last year
- DDR2 memory controller written in Verilog☆86Feb 28, 2012Updated 14 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago