Shashi18 / I2C-VerilogLinks
Verilog Code for I2C Protocol
☆20Updated 4 years ago
Alternatives and similar repositories for I2C-Verilog
Users that are interested in I2C-Verilog are comparing it to the libraries listed below
Sorting:
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆62Updated 2 years ago
- ☆46Updated 4 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆94Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- System Verilog using Functional Verification☆12Updated last year
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆127Updated 4 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆105Updated 6 months ago
- SPI interface connect to APB BUS with Verilog HDL☆34Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆63Updated last year
- UVM examples and projects☆141Updated 3 weeks ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆53Updated 4 years ago
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆8Updated last year
- Architectural design of data router in verilog☆31Updated 5 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆101Updated 2 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆19Updated last month
- UVM Testbench to verify serial transmission of data between SPI master and slave☆48Updated 5 years ago
- AXI Interconnect☆50Updated 3 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- Examples and reference for System Verilog Assertions☆86Updated 8 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- VIP for AXI Protocol☆140Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 2 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆28Updated 6 years ago
- An uvm verification env for ahb2apb bridge☆55Updated 4 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆151Updated 5 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆121Updated 7 years ago