Shashi18 / I2C-VerilogLinks
Verilog Code for I2C Protocol
☆18Updated 4 years ago
Alternatives and similar repositories for I2C-Verilog
Users that are interested in I2C-Verilog are comparing it to the libraries listed below
Sorting:
- System Verilog using Functional Verification☆12Updated last year
- Asynchronous fifo in verilog☆35Updated 9 years ago
- UVM Testbench for synchronus fifo☆17Updated 4 years ago
- SPI interface connect to APB BUS with Verilog HDL☆32Updated 3 years ago
- Architectural design of data router in verilog☆30Updated 5 years ago
- ☆43Updated 3 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- Synchronous FIFO Testbench☆11Updated 3 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆90Updated last year
- AXI Interconnect☆49Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- Maven Silicon Project☆17Updated 6 years ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆60Updated 2 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆18Updated last week
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- ☆22Updated 4 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- Structured UVM Course☆41Updated last year
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆35Updated 4 years ago