Shashi18 / I2C-Verilog
Verilog Code for I2C Protocol
☆16Updated 4 years ago
Alternatives and similar repositories for I2C-Verilog:
Users that are interested in I2C-Verilog are comparing it to the libraries listed below
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆53Updated 2 years ago
- AXI Interconnect☆47Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆80Updated last year
- Synchronous FIFO Testbench☆10Updated 2 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆31Updated 3 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆20Updated 7 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆23Updated 2 years ago
- Verification IP for APB protocol☆56Updated 4 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆38Updated 4 years ago
- ☆38Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆19Updated 5 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- UVM Testbench for synchronus fifo☆16Updated 4 years ago
- a very simple risc_cpu verification demo with uvm☆22Updated 5 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 10 years ago
- UART design in SV and verification using UVM and SV☆39Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆31Updated 2 years ago
- Maven Silicon Project☆17Updated 6 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆29Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆58Updated last year
- SystemVerilog examples and projects☆17Updated 6 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆47Updated 4 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- ☆16Updated last year
- ☆16Updated 10 months ago
- Architectural design of data router in verilog☆28Updated 5 years ago