Shashi18 / I2C-Verilog
Verilog Code for I2C Protocol
☆17Updated 4 years ago
Alternatives and similar repositories for I2C-Verilog:
Users that are interested in I2C-Verilog are comparing it to the libraries listed below
- System Verilog using Functional Verification☆10Updated last year
- ☆43Updated 3 years ago
- UART design in SV and verification using UVM and SV☆43Updated 5 years ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆44Updated 4 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- Verification IP for APB protocol☆62Updated 4 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Updated last year
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆88Updated last year
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- Maven Silicon Project☆17Updated 6 years ago
- AXI Interconnect☆47Updated 3 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated last year
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆68Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆24Updated 8 years ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- Synchronous FIFO Testbench☆10Updated 3 years ago
- ☆25Updated 3 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 2 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆9Updated 3 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆15Updated last year
- AHB-APB UVM Verification Environment☆17Updated 9 years ago