Shashi18 / I2C-VerilogLinks
Verilog Code for I2C Protocol
☆18Updated 4 years ago
Alternatives and similar repositories for I2C-Verilog
Users that are interested in I2C-Verilog are comparing it to the libraries listed below
Sorting:
- System Verilog using Functional Verification☆12Updated last year
- Architectural design of data router in verilog☆31Updated 5 years ago
- Synchronous FIFO Testbench☆11Updated 3 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆19Updated last month
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆61Updated 2 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆91Updated last year
- ☆43Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆29Updated last year
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆36Updated 4 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆52Updated 4 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆8Updated last year
- UVM Testbench to verify serial transmission of data between SPI master and slave☆48Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- SPI interface connect to APB BUS with Verilog HDL☆32Updated 4 years ago
- ☆16Updated last year
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆32Updated 5 years ago
- ☆16Updated last year
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆63Updated last year
- UVM Testbench for synchronus fifo☆17Updated 4 years ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆20Updated 6 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆28Updated 6 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆76Updated last year