A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.
☆16Aug 7, 2022Updated 4 years ago
Alternatives and similar repositories for Dual-Core-RISC-V-Processor
Users that are interested in Dual-Core-RISC-V-Processor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HiPU200 open-source version is a DNN accelerator, using RISC-V instruction set and customized vector/matrix extension.☆10Jan 7, 2022Updated 4 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- CQU Dual Issue Machine☆42Jun 23, 2024Updated 2 years ago
- 《计算机设计与实践》测试框架☆17Jun 28, 2022Updated 4 years ago
- Pipelined 64-bit RISC-V core☆17Mar 7, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Jun 22, 2023Updated 3 years ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- ☆15Apr 28, 2026Updated 6 months ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated 2 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆52Dec 11, 2023Updated 2 years ago
- 重庆大学计组（硬综）拓展实验；☆21Nov 25, 2020Updated 5 years ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- rewrite subset of linux 2.6 by OOP, C++ advanced topics☆10Jul 22, 2021Updated 5 years ago
- An index including some FOSS (Free and Open Source Software) about Chongqing University / 一份收录与重庆大学有关的 FOSS（自由/开源软件）的目录☆28Nov 8, 2025Updated 11 months ago
- Chongqing University 2020 NSCSCC☆29Oct 13, 2020Updated 6 years ago
- ☆14Dec 15, 2022Updated 3 years ago
- Ion trap molecular dynamics simulations☆10May 29, 2017Updated 9 years ago
- ☆23May 15, 2021Updated 5 years ago
- These are the codes used in High Energy Physics simulations, particularly including simulations of Lattice QCD and Machine Learning for H…☆15Aug 12, 2026Updated 2 months ago
- some news or blogs for new computer architecture like risc-v, xPU, ASIC, etc....☆15Jan 6, 2020Updated 6 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Design a cache by using Verilog☆13Jan 12, 2017Updated 9 years ago
- Examples discussed in the book: "Advanced FPGA design: Architecture, Implementation, and Optimization" by Steve Kilts, in System Verilog.☆15Feb 12, 2024Updated 2 years ago
- System identification for Monash UAS aircraft☆12Oct 1, 2020Updated 6 years ago
- Brushless Motor Control Board with DRV8301☆11May 11, 2021Updated 5 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆126Oct 31, 2024Updated last year
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- CloudHarmony benchmark harness for SPEC CPU2017☆22Aug 25, 2017Updated 9 years ago
- Implementing a Pipelined FFT using Verilog (Learning Project)☆17Jul 1, 2024Updated 2 years ago
- A bipedal humanoid control system using a Physics-Informed Neural Network (PINN) and Reinforcement Learning (RL) for stability and manipu…☆13Mar 25, 2026Updated 7 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- Scripts for aligning cryo-electron microscopy direct electron detector movies on whole movies or individual particle trajectories☆12Mar 28, 2017Updated 9 years ago
- DDS function generator (sinus/triangle/TTL) with AD9833 and AD5452☆12Nov 20, 2025Updated 11 months ago
- ISS Software-in-the-Loop Simulator☆11Oct 18, 2023Updated 3 years ago
- VHDL Implementation☆15Oct 9, 2014Updated 12 years ago
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 5 years ago