rstar900 / Dual-Core-RISC-V-Processor
A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.
☆12Updated 2 years ago
Related projects: ⓘ
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆34Updated last year
- ☆31Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆26Updated 4 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆38Updated 3 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆28Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆61Updated 2 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆44Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆29Updated 4 months ago
- An almost empty chisel project as a starting point for hardware design☆28Updated last year
- ☆35Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆48Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆57Updated 5 months ago
- Chisel Cheatsheet☆31Updated last year
- The RTL source for AnyCore RISC-V☆29Updated 2 years ago
- RISC-V IOMMU in verilog☆16Updated 2 years ago
- Basic floating-point components for RISC-V processors☆62Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆29Updated 3 years ago
- Re-coded Xilinx primitives for Verilator use☆38Updated 6 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated 7 months ago
- ☆12Updated 3 years ago
- Pure digital components of a UCIe controller☆40Updated this week
- RISC-V Virtual Prototype☆35Updated 2 years ago
- Platform Level Interrupt Controller☆34Updated 4 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆12Updated last week
- A simple DDR3 memory controller☆49Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆51Updated 8 months ago
- ☆39Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆84Updated 3 weeks ago
- SystemC training aimed at TLM.☆24Updated 4 years ago