A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.
☆14Aug 7, 2022Updated 3 years ago
Alternatives and similar repositories for Dual-Core-RISC-V-Processor
Users that are interested in Dual-Core-RISC-V-Processor are comparing it to the libraries listed below
Sorting:
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- 《计算机设计与实践》测试框架☆17Jun 28, 2022Updated 3 years ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated 2 years ago
- ☆13Jan 16, 2026Updated 2 months ago
- CQU Dual Issue Machine☆39Jun 23, 2024Updated last year
- ☆12Jun 22, 2023Updated 2 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- Scratchpad code to test features of the GD32V SoC☆10Nov 13, 2019Updated 6 years ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆51Dec 11, 2023Updated 2 years ago
- SLOSH-ML is a Matlab graphical user interface designed to analyze rocket propellant sloshing in space launch vehicles☆15Dec 30, 2025Updated 2 months ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- An index including some FOSS (Free and Open Source Software) about Chongqing University / 一份收录与重庆大学有关的 FOSS（自由/开源软件）的目录☆27Nov 8, 2025Updated 4 months ago
- rewrite subset of linux 2.6 by OOP, C++ advanced topics☆10Jul 22, 2021Updated 4 years ago
- 重庆大学计组（硬综 ）拓展实验；☆21Nov 25, 2020Updated 5 years ago
- Chongqing University 2020 NSCSCC☆29Oct 13, 2020Updated 5 years ago
- Scripts for aligning cryo-electron microscopy direct electron detector movies on whole movies or individual particle trajectories☆12Mar 28, 2017Updated 8 years ago
- ☆14Dec 15, 2022Updated 3 years ago
- ☆22May 15, 2021Updated 4 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 3 years ago
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- CloudHarmony benchmark harness for SPEC CPU2017☆21Aug 25, 2017Updated 8 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Mar 8, 2026Updated last week
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆121Oct 31, 2024Updated last year
- A bipedal humanoid control system using a Physics-Informed Neural Network (PINN) and Reinforcement Learning (RL) for stability and manipu…☆11Aug 15, 2024Updated last year
- ☆18Jan 25, 2023Updated 3 years ago
- My code repositry for common use.☆23Dec 31, 2021Updated 4 years ago
- some news or blogs for new computer architecture like risc-v, xPU, ASIC, etc....☆14Jan 6, 2020Updated 6 years ago
- Let's write an OS which can run on RISC-V in Rust from scratch!☆16Sep 18, 2023Updated 2 years ago
- A HFT Market Simulation utilizing high-speed, efficient C++ and concurrent/parallel programming☆18Nov 3, 2023Updated 2 years ago
- Record the speed of cars passing in front of the Raspberry Pi Picamera☆13Nov 22, 2020Updated 5 years ago
- Repository containing matlab scripts and data used for system identification on a Parrot Bebop 2 drone.☆10Mar 27, 2020Updated 5 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- ☆35Nov 13, 2025Updated 4 months ago
- ☆17Mar 17, 2022Updated 4 years ago
- FX.25 KISS TNC project☆21Apr 22, 2021Updated 4 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 3 weeks ago