freecores / i2cLinks
I2C controller core
☆47Updated 2 years ago
Alternatives and similar repositories for i2c
Users that are interested in i2c are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆129Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆83Updated 2 years ago
- UART -> AXI Bridge☆61Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Basic RISC-V Test SoC☆137Updated 6 years ago
- Verilog SPI master and slave☆55Updated 9 years ago
- Verilog based BCH encoder/decoder☆122Updated 2 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 3 years ago
- AHB3-Lite Interconnect☆89Updated last year
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆151Updated 4 months ago
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Examples and reference for System Verilog Assertions☆86Updated 8 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆44Updated last year
- Verilog UART☆173Updated 12 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Verilog digital signal processing components☆143Updated 2 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆57Updated 4 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- This is the repository for the IEEE version of the book☆66Updated 4 years ago