I2C controller core
☆56Jan 1, 2023Updated 3 years ago
Alternatives and similar repositories for i2c
Users that are interested in i2c are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆29Mar 3, 2026Updated 8 months ago
- APB to I2C☆45Jul 17, 2014Updated 12 years ago
- Verilog I2C interface for FPGA implementation☆731Feb 27, 2025Updated last year
- I2C Master and Slave☆42Jul 15, 2015Updated 11 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆20Jan 30, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- Implementation of a circular queue in hardware using verilog.☆18Mar 22, 2019Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆92Oct 2, 2019Updated 7 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 12 years ago
- Embedded 32-bit RISC uProcessor with SDRAM Controller☆26Sep 2, 2021Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆107Oct 31, 2022Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆150May 14, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verification of UART design using UVM (Universal Verification Methodology) and SystemVerilog☆13Nov 17, 2020Updated 5 years ago
- Verilog I2C Slave☆26Aug 11, 2014Updated 12 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 7 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆49Aug 26, 2017Updated 9 years ago
- Verilog Code for I2C Protocol☆20Nov 12, 2020Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆109Sep 20, 2020Updated 6 years ago
- An i2c master controller implemented in Verilog☆37Jul 26, 2017Updated 9 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆20Jun 24, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- wifi☆12Jun 13, 2017Updated 9 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- Trying to get a new skill☆39Dec 31, 2024Updated last year
- AXI Interconnect☆59Aug 20, 2021Updated 5 years ago
- Verilog wishbone components☆137Jan 5, 2024Updated 2 years ago
- ☆23Feb 22, 2020Updated 6 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 8 years ago
- amba3 apb/axi vip☆54Feb 24, 2015Updated 11 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 12 years ago
- AXI总线连接器☆111Mar 26, 2020Updated 6 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- VIP for AXI Protocol☆187May 24, 2022Updated 4 years ago
- VLSI Design of an 8 x 2 SRAM Array | Cadence Virtuoso☆12Feb 10, 2020Updated 6 years ago