I2C controller core
☆51Jan 1, 2023Updated 3 years ago
Alternatives and similar repositories for i2c
Users that are interested in i2c are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆52Aug 31, 2025Updated 8 months ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 11 years ago
- APB to I2C☆44Jul 17, 2014Updated 11 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆20Jan 30, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago
- Verilog I2C interface for FPGA implementation☆698Feb 27, 2025Updated last year
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Mar 3, 2026Updated 2 months ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆86Oct 2, 2019Updated 6 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆140May 14, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog wishbone components☆127Jan 5, 2024Updated 2 years ago
- AXI Interconnect☆56Aug 20, 2021Updated 4 years ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 6 years ago
- CAN Protocol Controller☆41Jul 17, 2014Updated 11 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆49Aug 26, 2017Updated 8 years ago
- amba3 apb/axi vip☆52Feb 24, 2015Updated 11 years ago
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆18Jun 24, 2021Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- ☆22Feb 22, 2020Updated 6 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- Verification IP for APB protocol☆77Dec 18, 2020Updated 5 years ago
- VIP for AXI Protocol☆171May 24, 2022Updated 3 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆49Jan 18, 2025Updated last year
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆17Jul 7, 2018Updated 7 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- SPI core☆12Jul 17, 2014Updated 11 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 6 years ago
- Embedded 32-bit RISC uProcessor with SDRAM Controller☆26Sep 2, 2021Updated 4 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆31Jun 1, 2022Updated 3 years ago
- ☆19Oct 20, 2025Updated 6 months ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago