freecores / i2cLinks
I2C controller core
☆47Updated 2 years ago
Alternatives and similar repositories for i2c
Users that are interested in i2c are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆88Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- AHB3-Lite Interconnect☆93Updated last year
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- UART -> AXI Bridge☆62Updated 4 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Verilog UART☆180Updated 12 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- Basic RISC-V Test SoC☆144Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- Verilog digital signal processing components☆155Updated 2 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Verilog SPI master and slave☆58Updated 9 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆156Updated 6 months ago
- Simple implementation of I2C interface written on Verilog and SystemC☆45Updated 8 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Ethernet 10GE MAC☆45Updated 11 years ago
- This is the repository for the IEEE version of the book☆71Updated 4 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆73Updated 4 years ago
- UART 16550 core☆37Updated 11 years ago
- Examples and reference for System Verilog Assertions☆88Updated 8 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆64Updated last year