Alternatives and similar repositories for i2c

Users that are interested in i2c are comparing it to the libraries listed below

• freecores / ahb_master

  View on GitHub
  Generic AHB master stub
  ☆12Jul 17, 2014Updated 11 years ago
• freecores / robust_axi2apb

  View on GitHub
  Generic AXI to APB bridge
  ☆13Jul 17, 2014Updated 11 years ago
• yvnr4you / AMBA_AXI3

  View on GitHub
  System Verilog and Emulation. Written all the five channels.
  ☆35Mar 9, 2017Updated 8 years ago
• samy-maxvy / MAXVY_MIPI_I3C_Basic_Master_Controller_IP

  View on GitHub
  It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.
  ☆19Jan 30, 2020Updated 6 years ago
• JoseIuri / axi4lite2uart

  View on GitHub
  This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.
  ☆24Nov 7, 2018Updated 7 years ago
• rpjayaraman / DV-resource

  View on GitHub
  A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.
  ☆43Aug 31, 2025Updated 5 months ago
• freecores / robust_axi2ahb

  View on GitHub
  Generic AXI to AHB bridge
  ☆18Jul 17, 2014Updated 11 years ago
• freecores / mips_16

  View on GitHub
  Educational 16-bit MIPS Processor
  ☆18Feb 16, 2019Updated 6 years ago
• chance189 / I2C_Master

  View on GitHub
  Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable
  ☆27Apr 19, 2020Updated 5 years ago
• alexforencich / verilog-i2c

  View on GitHub
  Verilog I2C interface for FPGA implementation
  ☆681Feb 27, 2025Updated 11 months ago
• seonskim / verilog_axi-interconnect

  View on GitHub
  AXI Interconnect
  ☆57Aug 20, 2021Updated 4 years ago
• apertus-open-source-cinema / axiom-micro-gateware

  View on GitHub
  gateware for the main fpga, including a hispi decoder and image processing
  ☆13Sep 27, 2018Updated 7 years ago
• chipforge / PearlRiver

  View on GitHub
  1st Testwafer for LibreSilicon
  ☆15May 24, 2019Updated 6 years ago
• freecores / usb_phy

  View on GitHub
  USB 1.1 PHY
  ☆11Jul 17, 2014Updated 11 years ago
• freecores / aes-128_pipelined_encryption

  View on GitHub
  AES-128 Encryption
  ☆10Jul 17, 2014Updated 11 years ago
• luuvish / amba3-vip

  View on GitHub
  amba3 apb/axi vip
  ☆53Feb 24, 2015Updated 10 years ago
• freecores / an-fpga-implementation-of-low-latency-noc-based-mpsoc

  View on GitHub
  NoC based MPSoC
  ☆11Jul 17, 2014Updated 11 years ago
• freecores / wb_builder

  View on GitHub
  WISHBONE Builder
  ☆15Sep 10, 2016Updated 9 years ago
• freecores / ps2

  View on GitHub
  PS2 interface
  ☆18Dec 4, 2017Updated 8 years ago
• alexforencich / verilog-wishbone

  View on GitHub
  Verilog wishbone components
  ☆124Jan 5, 2024Updated 2 years ago
• freecores / ethmac

  View on GitHub
  Ethernet MAC 10/100 Mbps
  ☆83Oct 2, 2019Updated 6 years ago
• PacoReinaCampo / SoC-DV

  View on GitHub
  System on Chip verified with UVM/OSVVM/FV
  ☆32Jan 27, 2026Updated 2 weeks ago
• lucky-wfw / ARM_AMBA_Design

  View on GitHub
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆137May 14, 2021Updated 4 years ago
• freecores / simple_spi

  View on GitHub
  SPI core
  ☆12Jul 17, 2014Updated 11 years ago
• alice820621 / A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM

  View on GitHub
  A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…
  ☆15Jul 7, 2018Updated 7 years ago
• muneebullashariff / axi4_vip

  View on GitHub
  Verification IP for APB protocol
  ☆75Dec 18, 2020Updated 5 years ago
• Shashi18 / I2C-Verilog

  View on GitHub
  Verilog Code for I2C Protocol
  ☆19Nov 12, 2020Updated 5 years ago
• techvinodreddy / UART-IP-CORE16550A-Verification-UVM

  View on GitHub
  The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …
  ☆18Jun 24, 2021Updated 4 years ago
• mattvenn / caravel_user_project

  View on GitHub
  Zero to ASIC group submission for MPW2
  ☆13Mar 26, 2025Updated 10 months ago
• freecores / wdsp

  View on GitHub
  DSP WishBone Compatible Cores
  ☆14Jul 17, 2014Updated 11 years ago
• kumarrishav14 / AXI

  View on GitHub
  VIP for AXI Protocol
  ☆164May 24, 2022Updated 3 years ago
• freecores / ofdm

  View on GitHub
  OFDM modem
  ☆16Jul 17, 2014Updated 11 years ago
• open-dv / dma_axi

  View on GitHub
  ☆16Apr 21, 2019Updated 6 years ago
• freecores / can

  View on GitHub
  CAN Protocol Controller
  ☆41Jul 17, 2014Updated 11 years ago
• srishis / DMA8237A_VERIF

  View on GitHub
  Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench
  ☆16Jun 24, 2020Updated 5 years ago
• freecores / wb_dma

  View on GitHub
  WISHBONE DMA/Bridge IP Core
  ☆18Jul 17, 2014Updated 11 years ago
• avashist003 / FIFO_SystemVerilog_Assertion

  View on GitHub
  Synchronous FIFO design & verification using systemVerilog Assertions
  ☆17Aug 3, 2021Updated 4 years ago
• ultraembedded / core_usb_fs_phy

  View on GitHub
  USB Full Speed PHY
  ☆48May 3, 2020Updated 5 years ago
• freecores / 8051

  View on GitHub
  8051 core
  ☆113Jul 17, 2014Updated 11 years ago