freecores / i2c
I2C controller core
☆39Updated 2 years ago
Alternatives and similar repositories for i2c:
Users that are interested in i2c are comparing it to the libraries listed below
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- Verilog SPI master and slave☆51Updated 9 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆122Updated 4 years ago
- DDR2 memory controller written in Verilog☆74Updated 13 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Basic RISC-V Test SoC☆119Updated 5 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- Generic FIFO implementation with optional FWFT☆56Updated 4 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- PCIE 5.0 Graduation project (Verification Team)☆66Updated last year
- USB 2.0 Device IP Core☆65Updated 7 years ago
- ☆36Updated 9 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆79Updated 5 years ago
- UART 16550 core☆33Updated 10 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆67Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated 11 months ago
- round robin arbiter☆71Updated 10 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- SDRAM controller with AXI4 interface☆89Updated 5 years ago
- AHB3-Lite Interconnect☆87Updated 10 months ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- A simple DDR3 memory controller☆54Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago