freecores / i2cView external linksLinks
I2C controller core
☆49Jan 1, 2023Updated 3 years ago
Alternatives and similar repositories for i2c
Users that are interested in i2c are comparing it to the libraries listed below
Sorting:
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 11 years ago
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 8 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆19Jan 30, 2020Updated 6 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆43Aug 31, 2025Updated 5 months ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 6 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Apr 19, 2020Updated 5 years ago
- Verilog I2C interface for FPGA implementation☆681Feb 27, 2025Updated 11 months ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 6 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- AES-128 Encryption☆10Jul 17, 2014Updated 11 years ago
- amba3 apb/axi vip☆53Feb 24, 2015Updated 10 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- Verilog wishbone components☆124Jan 5, 2024Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆83Oct 2, 2019Updated 6 years ago
- System on Chip verified with UVM/OSVVM/FV☆32Jan 27, 2026Updated 2 weeks ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆137May 14, 2021Updated 4 years ago
- SPI core☆12Jul 17, 2014Updated 11 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Jul 7, 2018Updated 7 years ago
- Verification IP for APB protocol☆75Dec 18, 2020Updated 5 years ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆18Jun 24, 2021Updated 4 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated 10 months ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- VIP for AXI Protocol☆164May 24, 2022Updated 3 years ago
- OFDM modem☆16Jul 17, 2014Updated 11 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- CAN Protocol Controller☆41Jul 17, 2014Updated 11 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆17Aug 3, 2021Updated 4 years ago
- USB Full Speed PHY☆48May 3, 2020Updated 5 years ago
- 8051 core☆113Jul 17, 2014Updated 11 years ago