raiyyanfaisal09 / AHB_APB-RTL
AHB-APB Bridge RTL Design
☆16Updated 6 years ago
Alternatives and similar repositories for AHB_APB-RTL:
Users that are interested in AHB_APB-RTL are comparing it to the libraries listed below
- ☆13Updated 4 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆81Updated last year
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆24Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆116Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆54Updated 2 years ago
- AXI Interconnect☆47Updated 3 years ago
- ☆35Updated 9 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆110Updated 7 years ago
- Verification IP for APB protocol☆57Updated 4 years ago
- VIP for AXI Protocol☆122Updated 2 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆41Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- PCIE 5.0 Graduation project (Verification Team)☆61Updated last year
- Verification IP for I2C protocol☆41Updated 3 years ago
- APB to I2C☆39Updated 10 years ago
- UVM AHB VIP☆80Updated 2 months ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆38Updated 4 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆48Updated 4 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆99Updated last month
- An uvm verification env for ahb2apb bridge☆47Updated 3 years ago
- UART design in SV and verification using UVM and SV☆40Updated 5 years ago
- Verification IP for APB protocol☆26Updated 4 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆163Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆36Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆57Updated last year
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆145Updated 4 years ago
- AXI总线连接器☆94Updated 4 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆91Updated 7 years ago