raiyyanfaisal09 / AHB_APB-RTL
AHB-APB Bridge RTL Design
☆16Updated 6 years ago
Alternatives and similar repositories for AHB_APB-RTL:
Users that are interested in AHB_APB-RTL are comparing it to the libraries listed below
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆87Updated last year
- ☆13Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆119Updated 3 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- An uvm verification env for ahb2apb bridge☆48Updated 3 years ago
- ☆41Updated 3 years ago
- AXI Interconnect☆47Updated 3 years ago
- VIP for AXI Protocol☆124Updated 2 years ago
- Verification IP for APB protocol☆60Updated 4 years ago
- ☆36Updated 9 years ago
- ARM中通过APB总线连接的UART模块☆63Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- APB to I2C☆39Updated 10 years ago
- AXI DMA 32 / 64 bits☆111Updated 10 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆24Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆31Updated 2 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆112Updated 7 years ago
- Verification IP for I2C protocol☆41Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆48Updated 4 years ago
- UVM AHB VIP☆81Updated 4 months ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆42Updated 4 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- PCIE 5.0 Graduation project (Verification Team)☆66Updated last year
- AHB to APB Bridge VIP☆28Updated 6 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆30Updated 4 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- ☆17Updated 9 years ago