raiyyanfaisal09 / AHB_APB-RTL
AHB-APB Bridge RTL Design
☆16Updated 6 years ago
Alternatives and similar repositories for AHB_APB-RTL:
Users that are interested in AHB_APB-RTL are comparing it to the libraries listed below
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆115Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆53Updated 2 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆161Updated 6 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆80Updated last year
- VIP for AXI Protocol☆120Updated 2 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆96Updated 3 weeks ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆108Updated 7 years ago
- Verification IP for I2C protocol☆40Updated 3 years ago
- AXI DMA 32 / 64 bits☆104Updated 10 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆147Updated 4 years ago
- UVM AHB VIP☆78Updated last month
- ahb scram controller, design and verification☆27Updated 6 years ago
- ☆38Updated 3 years ago
- ☆13Updated 4 years ago
- 数字IC秋招项目、手撕代码☆33Updated 9 months ago
- ☆18Updated 4 years ago
- UVM examples and projects☆124Updated 6 years ago
- This is the main repository for all the examples for the book Practical UVM☆178Updated 4 years ago
- An uvm verification env for ahb2apb bridge☆47Updated 3 years ago
- APB to I2C☆39Updated 10 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆47Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆180Updated last year
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆26Updated 5 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆56Updated last year
- AXI总线连接器☆93Updated 4 years ago
- IC Verification & SV Demo☆48Updated 3 years ago
- ☆66Updated 3 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆134Updated 6 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆90Updated 7 years ago
- AXI Interconnect☆47Updated 3 years ago