AHB-APB Bridge RTL Design
☆16Apr 19, 2018Updated 8 years ago
Alternatives and similar repositories for AHB_APB-RTL
Users that are interested in AHB_APB-RTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Jun 3, 2019Updated 6 years ago
- ☆14Jun 30, 2019Updated 6 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- ☆55Jun 19, 2021Updated 4 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆80Oct 7, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆48May 10, 2024Updated 2 years ago
- ☆13Jun 4, 2020Updated 5 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- SPI interface connect to APB BUS with Verilog HDL☆42Jun 27, 2021Updated 4 years ago
- AMBA bus lecture material☆533Jan 21, 2020Updated 6 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆15Dec 8, 2020Updated 5 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Feb 1, 2017Updated 9 years ago
- The Soldier Health Monitoring and Position Tracking System allows the military personnel to track the current GPS position of a soldier a…☆11Dec 27, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 6 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- Router 1x3 design and uvm verification testbach and coverage report☆13Nov 8, 2024Updated last year
- RTL Design and Verification☆21Jan 4, 2021Updated 5 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆21Dec 15, 2019Updated 6 years ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆20Oct 29, 2025Updated 7 months ago
- A PWM Module IP core written in Verilog, along with a firmware driver (developed for the Zynq-7000 Programmable SoC)☆17Nov 3, 2014Updated 11 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆17Dec 12, 2025Updated 5 months ago
- ☆17Feb 16, 2023Updated 3 years ago
- This is an educational exploration/adaptation of online available matlab code for ISAR. It focuses on exploring different Bistatic setups…☆17Aug 3, 2013Updated 12 years ago
- Simple 8-bit UART realization on Verilog HDL.☆119Apr 27, 2024Updated 2 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 11 years ago
- Pytorch implementation of BiFSMN, IJCAI 2022☆22Feb 10, 2023Updated 3 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆112Jul 2, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Keyword spotting by Kaldi library☆26Oct 26, 2016Updated 9 years ago
- Verification IP for APB protocol☆77Dec 18, 2020Updated 5 years ago
- Some design examples of Verilog about digital circuits☆31Nov 21, 2020Updated 5 years ago
- 蓝桥杯单片机组所使用的开发板CT107D自写例程☆28Feb 26, 2022Updated 4 years ago
- Single Port RAM, Dual Port RAM, FIFO☆35May 17, 2022Updated 4 years ago
- 微信小程序报名工具☆36Apr 5, 2026Updated last month
- ☆26Oct 21, 2022Updated 3 years ago