raiyyanfaisal09 / AHB_APB-RTLLinks
AHB-APB Bridge RTL Design
☆16Updated 7 years ago
Alternatives and similar repositories for AHB_APB-RTL
Users that are interested in AHB_APB-RTL are comparing it to the libraries listed below
Sorting:
- ☆13Updated 5 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆102Updated 2 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆29Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆133Updated 4 years ago
- An uvm verification env for ahb2apb bridge☆56Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆93Updated last year
- VIP for AXI Protocol☆159Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆71Updated 3 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆133Updated 8 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆114Updated 11 months ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- System Verilog and Emulation. Written all the five channels.☆35Updated 8 years ago
- UVM AHB VIP☆90Updated 3 months ago
- Verification IP for APB protocol☆72Updated 5 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- ARM中通过APB总线连接的UART模块☆69Updated 5 years ago
- AHB to APB Bridge VIP☆30Updated 6 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆26Updated 3 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆115Updated 8 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆188Updated 7 years ago
- 异步FIFO的内部实现☆25Updated 7 years ago
- Verification IP for I2C protocol☆49Updated 4 years ago
- ☆38Updated 10 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆156Updated 5 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆151Updated 7 years ago
- UART design in SV and verification using UVM and SV☆51Updated 6 years ago
- ☆52Updated 4 years ago
- AXI Interconnect☆54Updated 4 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆52Updated 5 years ago