raiyyanfaisal09 / AHB_APB-RTLLinks
AHB-APB Bridge RTL Design
☆16Updated 7 years ago
Alternatives and similar repositories for AHB_APB-RTL
Users that are interested in AHB_APB-RTL are comparing it to the libraries listed below
Sorting:
- ☆13Updated 5 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆90Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆60Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆126Updated 4 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆48Updated 4 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- AXI Interconnect☆49Updated 3 years ago
- ☆43Updated 3 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆50Updated 4 years ago
- An uvm verification env for ahb2apb bridge☆53Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- ☆36Updated 9 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆119Updated 7 years ago
- AHB to APB Bridge VIP☆29Updated 6 years ago
- APB to I2C☆41Updated 10 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆32Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- VIP for AXI Protocol☆136Updated 3 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- UVM AHB VIP☆85Updated 6 months ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Verification IP for I2C protocol☆45Updated 3 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆39Updated 4 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆23Updated 2 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆100Updated 7 years ago