uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol
☆35Feb 7, 2025Updated last year
Alternatives and similar repositories for uvm_axi4lite
Users that are interested in uvm_axi4lite are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- uvm_starter is a simple template for starting uvm projects☆12Feb 11, 2025Updated last year
- General purpose IO port with AXI4-Lite interface☆10Feb 7, 2025Updated last year
- uvm_axi is a uvm package for modeling and verifying AXI protocol☆22Feb 7, 2025Updated last year
- uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol☆21Feb 7, 2025Updated last year
- DDR3 function verification environment in UVM☆27Apr 1, 2018Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verification IP for APB protocol☆79Dec 18, 2020Updated 5 years ago
- Verification IP for I2C protocol☆52Sep 22, 2021Updated 4 years ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- This is for uvm_tb_gen☆53Feb 13, 2025Updated last year
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- Master and Slave made using AMBA AXI4 Lite protocol.☆32Oct 9, 2020Updated 5 years ago
- ☆15Nov 11, 2015Updated 10 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- ☆19Aug 11, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆24Apr 25, 2025Updated last year
- A simple UVM example with DPI☆47Aug 7, 2017Updated 8 years ago
- AMBA AXI VIP☆468Jun 28, 2024Updated 2 years ago
- UVM candy lover testbench which uses YASA as simulation script☆17Apr 17, 2020Updated 6 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Jun 7, 2026Updated 3 weeks ago
- AXI4 and AXI4-Lite interface definitions☆106Sep 20, 2020Updated 5 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- uvm AXI BFM(bus functional model)☆271Jun 23, 2013Updated 13 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆39Feb 6, 2019Updated 7 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆138Nov 29, 2017Updated 8 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- fpga based nes box☆23Sep 20, 2021Updated 4 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Mar 31, 2020Updated 6 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆163Jul 16, 2018Updated 7 years ago
- my UVM training projects☆38Mar 14, 2019Updated 7 years ago
- ☆49Jan 23, 2026Updated 5 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆123Dec 29, 2024Updated last year
- Implemented The UART with FIFO☆16Jul 4, 2019Updated 6 years ago
- SDRAM controller with AXI4 interface☆105Aug 8, 2019Updated 6 years ago
- a very simple risc_cpu verification demo with uvm☆27Apr 28, 2019Updated 7 years ago
- Maven Silicon Project☆20Oct 13, 2018Updated 7 years ago
- A simple implementation about LEGv8 instruction set using Verilog HDL.☆12May 8, 2022Updated 4 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 5 years ago