uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol
☆36Feb 7, 2025Updated last year
Alternatives and similar repositories for uvm_axi4lite
Users that are interested in uvm_axi4lite are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- uvm_starter is a simple template for starting uvm projects☆12Feb 11, 2025Updated last year
- uvm_axi is a uvm package for modeling and verifying AXI protocol☆22Feb 7, 2025Updated last year
- General purpose IO port with AXI4-Lite interface☆10Feb 7, 2025Updated last year
- uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol☆21Feb 7, 2025Updated last year
- UVM Testbench to verify serial transmission of data between SPI master and slave☆54Jul 4, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verification IP for APB protocol☆79Dec 18, 2020Updated 5 years ago
- DDR3 function verification environment in UVM☆27Apr 1, 2018Updated 8 years ago
- ☆10Oct 16, 2023Updated 2 years ago
- Verification IP for I2C protocol☆52Sep 22, 2021Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆86Mar 21, 2024Updated 2 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- ☆15Nov 11, 2015Updated 10 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆30Jul 17, 2025Updated last year
- SystemVerilog UVM testbench example☆38May 8, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- uvm AXI BFM(bus functional model)☆271Jun 23, 2013Updated 13 years ago
- A simple UVM example with DPI☆47Aug 7, 2017Updated 8 years ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated last year
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Mar 31, 2020Updated 6 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆163Jul 16, 2018Updated 8 years ago
- VIP for AXI Protocol☆180May 24, 2022Updated 4 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆124Dec 29, 2024Updated last year
- AMBA AXI VIP☆467Jun 28, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Structured UVM Course☆75Jan 4, 2024Updated 2 years ago
- Design and UVM-TB of RISC -V Microprocessor☆36Jun 27, 2024Updated 2 years ago
- General Purpose I/O agent written in UVM☆17Jun 29, 2017Updated 9 years ago
- ☆49Jul 8, 2026Updated 2 weeks ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆30Nov 21, 2020Updated 5 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆16Apr 7, 2018Updated 8 years ago
- This is for uvm_tb_gen☆54Feb 13, 2025Updated last year
- ☆13Apr 24, 2022Updated 4 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆13Oct 8, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆138Nov 29, 2017Updated 8 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆31Jun 1, 2022Updated 4 years ago
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- Master and Slave made using AMBA AXI4 Lite protocol.☆32Oct 9, 2020Updated 5 years ago
- Verification IP project for I3C protocol☆28May 28, 2026Updated last month
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆40Nov 24, 2022Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago