SPI interface connect to APB BUS with Verilog HDL
☆45Jun 27, 2021Updated 5 years ago
Alternatives and similar repositories for verilog_APB_SPI_interface
Users that are interested in verilog_APB_SPI_interface are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆21Dec 15, 2019Updated 6 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆50May 10, 2024Updated 2 years ago
- ARM中通过APB总线连接的UART模块☆73Feb 21, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆10Aug 12, 2021Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆150May 14, 2021Updated 5 years ago
- ☆58Jun 19, 2021Updated 5 years ago
- APB to I2C☆45Jul 17, 2014Updated 12 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆87Oct 7, 2022Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆89Dec 7, 2020Updated 5 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- AHB-APB Bridge RTL Design☆16Apr 19, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Interface Protocol in Verilog☆52Aug 2, 2019Updated 7 years ago
- USB 1.1 Host and Function IP core☆27Jul 17, 2014Updated 12 years ago
- HYF's high quality verilog codes☆19Dec 25, 2024Updated last year
- Some design examples of Verilog about digital circuits☆35Nov 21, 2020Updated 5 years ago
- A collection of SPI related cores☆23Nov 12, 2024Updated last year
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 9 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 10 months ago
- ☆14Jun 30, 2019Updated 7 years ago
- 基于FPGA量化的人脸口罩检测☆23Aug 24, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UVM resource from github, run simulation use YASAsim flow☆34Apr 25, 2020Updated 6 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆49Jun 13, 2023Updated 3 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆42Apr 13, 2021Updated 5 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- A verilog based 5-stage pipelined RISC-V Processor code.☆44Mar 25, 2020Updated 6 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- Semi-Supervised Unpaired Multi-Modal Learning for Label-Efficient Medical Image Segmentation☆10Jun 29, 2021Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 5 years ago
- RTL agent team; Harness for Agentic hardware design and verificiation.☆64Oct 7, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This is simply a binary neural network implemented on FPGA. The one and only functionality of this crap is to recognize handwritten digit…☆12Apr 20, 2021Updated 5 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆41May 10, 2019Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆103Jun 6, 2020Updated 6 years ago
- A Claude Code plugin for process management from requirement sorting to delivery☆30Jun 4, 2026Updated 4 months ago
- ☆18Jun 12, 2023Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆40Nov 6, 2022Updated 3 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆36Sep 6, 2018Updated 8 years ago