red435 / verilog_APB_SPI_interfaceLinks
SPI interface connect to APB BUS with Verilog HDL
☆38Updated 4 years ago
Alternatives and similar repositories for verilog_APB_SPI_interface
Users that are interested in verilog_APB_SPI_interface are comparing it to the libraries listed below
Sorting:
- FFT implement by verilog_测试验证已通过☆58Updated 9 years ago
- AXI Interconnect☆54Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆87Updated last year
- An uvm verification env for ahb2apb bridge☆56Updated 4 years ago
- Verification IP for APB protocol☆72Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆132Updated 4 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Updated 10 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Updated 2 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆112Updated 7 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆69Updated 3 years ago
- Verification IP for I2C protocol☆49Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆69Updated last year
- ☆70Updated 9 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆101Updated 2 years ago
- AXI总线连接器☆105Updated 5 years ago
- IC Verification & SV Demo☆54Updated 4 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆57Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆26Updated 3 years ago
- RTL Verilog library for various DSP modules☆91Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago
- Implementation of the PCIe physical layer☆57Updated 4 months ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Updated 8 years ago
- APB to I2C☆43Updated 11 years ago
- ☆38Updated 10 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆185Updated 7 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆37Updated 5 years ago