red435 / verilog_APB_SPI_interfaceLinks
SPI interface connect to APB BUS with Verilog HDL
☆39Updated 4 years ago
Alternatives and similar repositories for verilog_APB_SPI_interface
Users that are interested in verilog_APB_SPI_interface are comparing it to the libraries listed below
Sorting:
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆133Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 9 years ago
- ARM中通过APB总线连接的UART模块☆69Updated 5 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- AXI总线连接器☆105Updated 5 years ago
- PCIE 5.0 Graduation project (Verification Team)☆88Updated last year
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Updated 3 years ago
- AXI Interconnect☆54Updated 4 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆70Updated 3 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Updated 2 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Updated 10 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆113Updated 8 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆102Updated 2 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- An uvm verification env for ahb2apb bridge☆56Updated 4 years ago
- ☆38Updated 10 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆26Updated 3 years ago
- Verification IP for APB protocol☆72Updated 4 years ago
- ☆72Updated 9 years ago
- Implementation of the PCIe physical layer☆59Updated 4 months ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆131Updated 8 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆29Updated 5 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- APB to I2C☆43Updated 11 years ago
- Verification IP for I2C protocol☆49Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆97Updated 5 years ago